JPS6221267B2 - - Google Patents
Info
- Publication number
- JPS6221267B2 JPS6221267B2 JP56025823A JP2582381A JPS6221267B2 JP S6221267 B2 JPS6221267 B2 JP S6221267B2 JP 56025823 A JP56025823 A JP 56025823A JP 2582381 A JP2582381 A JP 2582381A JP S6221267 B2 JPS6221267 B2 JP S6221267B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor device
- film carrier
- guide
- film
- stem
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/688—Flexible insulating substrates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL
Landscapes
- Wire Bonding (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56025823A JPS57139953A (en) | 1981-02-24 | 1981-02-24 | Semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56025823A JPS57139953A (en) | 1981-02-24 | 1981-02-24 | Semiconductor device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57139953A JPS57139953A (en) | 1982-08-30 |
| JPS6221267B2 true JPS6221267B2 (enExample) | 1987-05-12 |
Family
ID=12176575
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56025823A Granted JPS57139953A (en) | 1981-02-24 | 1981-02-24 | Semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57139953A (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62189742A (ja) * | 1986-02-14 | 1987-08-19 | Matsushita Electric Works Ltd | ピングリツドアレイ |
| JP2760627B2 (ja) * | 1990-04-12 | 1998-06-04 | 株式会社東芝 | 半導体装置 |
| JP2821519B2 (ja) * | 1995-05-08 | 1998-11-05 | 富士通株式会社 | Ic支持フィルムの位置決め方法とそれを用いたicチップの試験方法 |
| JPH08330464A (ja) * | 1995-05-31 | 1996-12-13 | Nec Kyushu Ltd | ピン・グリッド・アレイ構造lsi |
-
1981
- 1981-02-24 JP JP56025823A patent/JPS57139953A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS57139953A (en) | 1982-08-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4700276A (en) | Ultra high density pad array chip carrier | |
| US4700473A (en) | Method of making an ultra high density pad array chip carrier | |
| US6002165A (en) | Multilayered lead frame for semiconductor packages | |
| EP1235272B1 (en) | Leadframe, resin-molded semiconductor device including the leadframe, method of making the leadframe and method for manufacturing the device | |
| US5892273A (en) | Semiconductor package integral with semiconductor chip | |
| CA1229155A (en) | High density lsi package for logic circuits | |
| KR960003766B1 (ko) | 플래스틱 핀 그리드 어레이 패키지 제조 방법 | |
| US6198165B1 (en) | Semiconductor device | |
| JPH04256342A (ja) | 半導体パッケージ | |
| US3864728A (en) | Semiconductor components having bimetallic lead connected thereto | |
| JP2001015679A (ja) | 半導体装置及びその製造方法 | |
| WO1991006978A2 (en) | Multi-layer lead frames for integrated circuit packages | |
| JPH02146747A (ja) | 半導体装置 | |
| US5119272A (en) | Circuit board and method of producing circuit board | |
| US6297964B1 (en) | Semiconductor device, method of fabricating the same film carrier tape, circuit board, and electronic apparatus | |
| JP3660663B2 (ja) | チップパッケージの製造方法 | |
| JPS6221267B2 (enExample) | ||
| JP2569400B2 (ja) | 樹脂封止型半導体装置の製造方法 | |
| US5045639A (en) | Pin grid array package | |
| JPH0232558A (ja) | ハイブリッド集積回路製作方法 | |
| JP3297959B2 (ja) | 半導体装置 | |
| JP3576228B2 (ja) | 表面実装型半導体装置 | |
| JPH0517709B2 (enExample) | ||
| JPS6318335B2 (enExample) | ||
| JPS58134450A (ja) | 半導体装置およびその製造方法 |