JPS62188319A - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法Info
- Publication number
- JPS62188319A JPS62188319A JP61031190A JP3119086A JPS62188319A JP S62188319 A JPS62188319 A JP S62188319A JP 61031190 A JP61031190 A JP 61031190A JP 3119086 A JP3119086 A JP 3119086A JP S62188319 A JPS62188319 A JP S62188319A
- Authority
- JP
- Japan
- Prior art keywords
- silicon substrate
- back surface
- alignment marks
- alignment mark
- pattern
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61031190A JPS62188319A (ja) | 1986-02-14 | 1986-02-14 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61031190A JPS62188319A (ja) | 1986-02-14 | 1986-02-14 | 半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62188319A true JPS62188319A (ja) | 1987-08-17 |
| JPH0515051B2 JPH0515051B2 (enrdf_load_stackoverflow) | 1993-02-26 |
Family
ID=12324510
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61031190A Granted JPS62188319A (ja) | 1986-02-14 | 1986-02-14 | 半導体装置の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62188319A (enrdf_load_stackoverflow) |
-
1986
- 1986-02-14 JP JP61031190A patent/JPS62188319A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0515051B2 (enrdf_load_stackoverflow) | 1993-02-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3019885B2 (ja) | 電界効果型薄膜トランジスタの製造方法 | |
| JPS60147122A (ja) | 半導体装置の製造方法 | |
| US20030224577A1 (en) | Method for manufacturing thin film semiconductor device and method for forming resist pattern thereof | |
| US7368749B2 (en) | Method of detecting misalignment of ion implantation area | |
| KR100511094B1 (ko) | 반도체 소자의 키 정렬 방법 | |
| JPS62188319A (ja) | 半導体装置の製造方法 | |
| JPH0272661A (ja) | 半導体装置の製造方法 | |
| JP2859332B2 (ja) | 半導体装置の製造方法 | |
| KR980012560A (ko) | 반도체 장치 제조 방법 | |
| JPH04297063A (ja) | 半導体装置の製造方法 | |
| JPH07321015A (ja) | 半導体装置の製造方法 | |
| JPS61156858A (ja) | 相補型mos電界効果トランジスタの製造方法 | |
| US20060205139A1 (en) | Method for forming plural kinds of wells on a single semiconductor substrate | |
| JPS63136661A (ja) | 半導体装置の製造方法 | |
| JPH02162769A (ja) | 相補型薄膜トランジスタの製造方法 | |
| JPH0669093A (ja) | 重ね合わせマークとその製造方法 | |
| JP4146374B2 (ja) | 半導体装置の製造方法 | |
| KR0167607B1 (ko) | 롬의 게이트전극 제조 방법 | |
| JP2609222B2 (ja) | 半導体装置の製造方法 | |
| KR100268932B1 (ko) | 반도체 소자의 웰 형성방법 | |
| JPH06151349A (ja) | 半導体装置の製造方法 | |
| KR19980048209A (ko) | 반도체소자 및 그 제조방법 | |
| JPH01165159A (ja) | 相補型mos半導体装置の製造方法 | |
| JPS59231815A (ja) | 半導体装置の製造方法 | |
| JPH06260603A (ja) | 半導体装置 |