JPS6215199U - - Google Patents
Info
- Publication number
- JPS6215199U JPS6215199U JP10504485U JP10504485U JPS6215199U JP S6215199 U JPS6215199 U JP S6215199U JP 10504485 U JP10504485 U JP 10504485U JP 10504485 U JP10504485 U JP 10504485U JP S6215199 U JPS6215199 U JP S6215199U
- Authority
- JP
- Japan
- Prior art keywords
- signal
- ram
- cpu
- static ram
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000003068 static effect Effects 0.000 claims description 6
- 230000001934 delay Effects 0.000 claims 2
- 238000010586 diagram Methods 0.000 description 3
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1985105044U JPH067518Y2 (ja) | 1985-07-09 | 1985-07-09 | 擬似スタテイツクramの制御回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1985105044U JPH067518Y2 (ja) | 1985-07-09 | 1985-07-09 | 擬似スタテイツクramの制御回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6215199U true JPS6215199U (OSRAM) | 1987-01-29 |
| JPH067518Y2 JPH067518Y2 (ja) | 1994-02-23 |
Family
ID=30979098
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1985105044U Expired - Lifetime JPH067518Y2 (ja) | 1985-07-09 | 1985-07-09 | 擬似スタテイツクramの制御回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH067518Y2 (OSRAM) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS583189A (ja) * | 1981-06-29 | 1983-01-08 | Fujitsu Ltd | ダイナミツクメモリのリフレツシユ方法 |
| JPS6028097A (ja) * | 1983-07-22 | 1985-02-13 | Sony Corp | ダイナミツク型メモリのリフレツシユ方法 |
-
1985
- 1985-07-09 JP JP1985105044U patent/JPH067518Y2/ja not_active Expired - Lifetime
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS583189A (ja) * | 1981-06-29 | 1983-01-08 | Fujitsu Ltd | ダイナミツクメモリのリフレツシユ方法 |
| JPS6028097A (ja) * | 1983-07-22 | 1985-02-13 | Sony Corp | ダイナミツク型メモリのリフレツシユ方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH067518Y2 (ja) | 1994-02-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6215199U (OSRAM) | ||
| JPH0310397U (OSRAM) | ||
| KR860004360A (ko) | 원격통신시스템용 마이크로프로세서 인터페이스장치 | |
| ATE242900T1 (de) | Verfahren, system und rechnerprogramm für das überlappen und übertragen von graphischen daten mit einem einzelnen prozessor | |
| JPH09167494A (ja) | 同期形半導体メモリ装置のアドレスデコーディング回路 | |
| JPS6134168B2 (OSRAM) | ||
| JPS60640U (ja) | Dma処理とプログラム計測モ−ドの並行処理システム | |
| JPS57130135A (en) | Timing control circuit | |
| JPH03122492U (OSRAM) | ||
| JPS6436460A (en) | Image processing system | |
| JPS60148648U (ja) | デユアル・プロセツサ・システムにおける共有メモリの制御回路 | |
| KR950015045A (ko) | 부팅 드라이브 시스템 | |
| JPH02183844A (ja) | デコード信号制御方法 | |
| JPS6273494A (ja) | ランダムアクセスメモリ制御装置 | |
| JPH04367950A (ja) | Ramのアクセス制御回路 | |
| JPS62252591A (ja) | 高速メモリ装置 | |
| JPS5819341U (ja) | グラフイツク・デイスプレイ装置 | |
| JPS58138474U (ja) | 文字多重受信装置 | |
| JPS58159840U (ja) | 起動停止モ−タの制御回路 | |
| JPS6198380A (ja) | デイスプレイ制御装置 | |
| JPH0412851B2 (OSRAM) | ||
| JPS5847945U (ja) | 要求信号処理回路 | |
| JPS6348247U (OSRAM) | ||
| KR890011270A (ko) | 인터럽트를 이용한 프로세서간의 정보 교환회로 | |
| JPS646495B2 (OSRAM) |