JPS62143454A - 半導体装置 - Google Patents
半導体装置Info
- Publication number
- JPS62143454A JPS62143454A JP60282734A JP28273485A JPS62143454A JP S62143454 A JPS62143454 A JP S62143454A JP 60282734 A JP60282734 A JP 60282734A JP 28273485 A JP28273485 A JP 28273485A JP S62143454 A JPS62143454 A JP S62143454A
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- region
- junction capacitance
- potential
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
- H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
- H10D84/85—Complementary IGFETs, e.g. CMOS
- H10D84/854—Complementary IGFETs, e.g. CMOS comprising arrangements for preventing bipolar actions between the different IGFET regions, e.g. arrangements for latchup prevention
Landscapes
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
- Semiconductor Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60282734A JPS62143454A (ja) | 1985-12-18 | 1985-12-18 | 半導体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60282734A JPS62143454A (ja) | 1985-12-18 | 1985-12-18 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62143454A true JPS62143454A (ja) | 1987-06-26 |
| JPH0321099B2 JPH0321099B2 (enExample) | 1991-03-20 |
Family
ID=17656350
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60282734A Granted JPS62143454A (ja) | 1985-12-18 | 1985-12-18 | 半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62143454A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0548020A (ja) * | 1991-08-12 | 1993-02-26 | Mitsubishi Electric Corp | 半導体集積回路 |
-
1985
- 1985-12-18 JP JP60282734A patent/JPS62143454A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0548020A (ja) * | 1991-08-12 | 1993-02-26 | Mitsubishi Electric Corp | 半導体集積回路 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0321099B2 (enExample) | 1991-03-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3057661B2 (ja) | 半導体装置 | |
| EP0836194B1 (en) | Semiconductor device | |
| US5187114A (en) | Method of making SRAM cell and structure with polycrystalline P-channel load devices | |
| JPH0462868A (ja) | 基板バイアス発生回路 | |
| CA1289202C (en) | Latch-up protection circuit for integrated circuits using complementarymos circuit technology | |
| US6476424B1 (en) | Semiconductor memory device | |
| CA1275457C (en) | Integrated circuit in complementary circuit technology comprising a substrate bias generator | |
| JP3035188B2 (ja) | 半導体装置 | |
| JPH0152906B2 (enExample) | ||
| JPS6153860B2 (enExample) | ||
| JPH03171309A (ja) | 基準電位発生回路 | |
| JP2560018B2 (ja) | Cmos回路 | |
| JPS62143454A (ja) | 半導体装置 | |
| JP3522248B2 (ja) | 半導体集積回路装置 | |
| JPS5937585B2 (ja) | 相補性mis論理回路 | |
| JPS59130462A (ja) | 相補型mos半導体メモリ | |
| US5027186A (en) | Semiconductor device | |
| JP2946547B2 (ja) | Mos型半導体集積回路 | |
| JPH0144023B2 (enExample) | ||
| JPH10335489A (ja) | 半導体メモリセル | |
| CN112652347B (zh) | 半导体器件的深阱电压的控制方法 | |
| JPH02122562A (ja) | 半導体集積回路 | |
| JP2929438B2 (ja) | 半導体メモリ装置及びその製造方法 | |
| JPH0745789A (ja) | 半導体装置のmos容量 | |
| JPS5950098B2 (ja) | ブ−ト・ストラツプ回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |