JPS6214107B2 - - Google Patents
Info
- Publication number
- JPS6214107B2 JPS6214107B2 JP54046898A JP4689879A JPS6214107B2 JP S6214107 B2 JPS6214107 B2 JP S6214107B2 JP 54046898 A JP54046898 A JP 54046898A JP 4689879 A JP4689879 A JP 4689879A JP S6214107 B2 JPS6214107 B2 JP S6214107B2
- Authority
- JP
- Japan
- Prior art keywords
- film
- region
- silicon thin
- thin film
- insulating film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/012—Manufacture or treatment of static induction transistors [SIT], e.g. permeable base transistors [PBT]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/202—FETs having static field-induced regions, e.g. static-induction transistors [SIT] or permeable base transistors [PBT]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/80—FETs having rectifying junction gate electrodes
-
- H10P32/1414—
-
- H10P32/171—
-
- H10P76/40—
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/911—Differential oxidation and etching
Landscapes
- Engineering & Computer Science (AREA)
- Junction Field-Effect Transistors (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4689879A JPS55138877A (en) | 1979-04-17 | 1979-04-17 | Method of fabricating semiconductor device |
| US06/139,754 US4352238A (en) | 1979-04-17 | 1980-04-14 | Process for fabricating a vertical static induction device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4689879A JPS55138877A (en) | 1979-04-17 | 1979-04-17 | Method of fabricating semiconductor device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS55138877A JPS55138877A (en) | 1980-10-30 |
| JPS6214107B2 true JPS6214107B2 (enExample) | 1987-03-31 |
Family
ID=12760174
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4689879A Granted JPS55138877A (en) | 1979-04-17 | 1979-04-17 | Method of fabricating semiconductor device |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US4352238A (enExample) |
| JP (1) | JPS55138877A (enExample) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4477963A (en) * | 1980-12-23 | 1984-10-23 | Gte Laboratories Incorporated | Method of fabrication of a low capacitance self-aligned semiconductor electrode structure |
| US4625391A (en) * | 1981-06-23 | 1986-12-02 | Tokyo Shibaura Denki Kabushiki Kaisha | Semiconductor device and method for manufacturing the same |
| US4497107A (en) * | 1981-11-12 | 1985-02-05 | Gte Laboratories Incorporated | Method of making self-aligned high-frequency static induction transistor |
| US4532697A (en) * | 1983-12-02 | 1985-08-06 | At&T Bell Laboratories | Silicon gigabit metal-oxide-semiconductor device processing |
| JPS6362272A (ja) * | 1986-09-02 | 1988-03-18 | Seiko Instr & Electronics Ltd | 半導体装置の製造方法 |
| JP2741964B2 (ja) * | 1991-04-15 | 1998-04-22 | シャープ株式会社 | 半導体装置の製造方法 |
| US5340761A (en) * | 1991-10-31 | 1994-08-23 | Vlsi Technology, Inc. | Self-aligned contacts with gate overlapped lightly doped drain (goldd) structure |
| US6642552B2 (en) * | 2001-02-02 | 2003-11-04 | Grail Semiconductor | Inductive storage capacitor |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB1053046A (enExample) * | 1963-02-25 | 1900-01-01 | ||
| US3740835A (en) * | 1970-08-31 | 1973-06-26 | Fairchild Camera Instr Co | Method of forming semiconductor device contacts |
| US3676230A (en) * | 1971-02-16 | 1972-07-11 | Trw Inc | Method for fabricating semiconductor junctions |
| US3753807A (en) * | 1972-02-24 | 1973-08-21 | Bell Canada Northern Electric | Manufacture of bipolar semiconductor devices |
| US3940288A (en) * | 1973-05-16 | 1976-02-24 | Fujitsu Limited | Method of making a semiconductor device |
| US4127931A (en) * | 1974-10-04 | 1978-12-05 | Nippon Electric Co., Ltd. | Semiconductor device |
| DE2449688C3 (de) * | 1974-10-18 | 1980-07-10 | Siemens Ag, 1000 Berlin Und 8000 Muenchen | Verfahren zur Herstellung einer dotierten Zone eines Leitfähigkeitstyps in einem Halbleiterkörper |
| JPS533778A (en) * | 1976-06-30 | 1978-01-13 | Mitsubishi Electric Corp | Production of junction type field effect transistor |
| US4182023A (en) * | 1977-10-21 | 1980-01-08 | Ncr Corporation | Process for minimum overlap silicon gate devices |
| US4200878A (en) * | 1978-06-12 | 1980-04-29 | Rca Corporation | Method of fabricating a narrow base-width bipolar device and the product thereof |
-
1979
- 1979-04-17 JP JP4689879A patent/JPS55138877A/ja active Granted
-
1980
- 1980-04-14 US US06/139,754 patent/US4352238A/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| US4352238A (en) | 1982-10-05 |
| JPS55138877A (en) | 1980-10-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4757028A (en) | Process for preparing a silicon carbide device | |
| JPS6152595B2 (enExample) | ||
| US4346513A (en) | Method of fabricating semiconductor integrated circuit device utilizing selective etching and epitaxial refill | |
| US4590666A (en) | Method for producing a bipolar transistor having a reduced base region | |
| JPS6362272A (ja) | 半導体装置の製造方法 | |
| JPS6214107B2 (enExample) | ||
| JPH0235461B2 (enExample) | ||
| US4658495A (en) | Method of forming a semiconductor structure | |
| EP0127814B1 (en) | Process for forming a narrow mesa on a substrate and process for making a self-aligned gate field effect transistor | |
| JPH03152954A (ja) | 集積misfetデバイス中に電界分離構造及びゲート構造を形成する方法 | |
| US8497556B2 (en) | Semiconductor devices with active semiconductor height variation | |
| EP0293979A2 (en) | Zero bird-beak oxide isolation scheme for integrated circuits | |
| EP0066675B1 (en) | Processes for the fabrication of field effect transistors | |
| JPS62117329A (ja) | 半導体装置の製造方法 | |
| JPH05206292A (ja) | 半導体集積回路 | |
| JP2672596B2 (ja) | 半導体装置の製造方法 | |
| KR100469760B1 (ko) | 복합 반도체 소자의 게이트 산화막 형성 방법 | |
| JPS6214103B2 (enExample) | ||
| JPS6161539B2 (enExample) | ||
| TW492105B (en) | Monitor method for bipolar transistor emitter opening etching process | |
| JPS63296277A (ja) | 半導体集積回路装置 | |
| JP3329627B2 (ja) | 半導体素子 | |
| JPS6214108B2 (enExample) | ||
| JPH0529624A (ja) | 薄膜トランジスタ及びその製造方法 | |
| JPS60128633A (ja) | 半導体装置ならびにその製造方法 |