JPS62134151U - - Google Patents
Info
- Publication number
- JPS62134151U JPS62134151U JP7794086U JP7794086U JPS62134151U JP S62134151 U JPS62134151 U JP S62134151U JP 7794086 U JP7794086 U JP 7794086U JP 7794086 U JP7794086 U JP 7794086U JP S62134151 U JPS62134151 U JP S62134151U
- Authority
- JP
- Japan
- Prior art keywords
- address
- storage device
- storage
- logical
- conversion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000006243 chemical reaction Methods 0.000 claims description 6
- 238000010586 diagram Methods 0.000 description 7
Description
第１図はデータ処理装置の一般的構成を示すブ
ロツク図、第２図は従来の記憶拡張の概念を示す
ブロツク図、第３図は論理記憶装置と物理記憶装
置との対応側を示す図、第４図はプログラム実行
中におけるチヤネル装置によるデータの転送時間
関係を示す図、第５図はこの考案によるデータ処
理装置における記憶拡張概念図、第６図は第５図
の記憶拡張における論理記憶装置と物理記憶装置
との対応例を示す図、第７図は変換記憶部のビツ
ト配列の例を示す図、第８図は物理記憶アドレス
の作成を示すブロツク図である。
１：主記憶装置、２：中央制御装置、３〜５：
チヤネル装置、２ａ，２ｂ：バス、１０：論理記
憶アドレスレジスタ、１１：論理記憶装置、１２
：物理記憶アドレスレジスタ、１３：物理記憶装
置、１４，１４００〜１４１７：変換記憶部、１
５：メモリ制御レジスタ。
FIG. 1 is a block diagram showing the general configuration of a data processing device, FIG. 2 is a block diagram showing the concept of conventional storage expansion, and FIG. 3 is a diagram showing the correspondence between a logical storage device and a physical storage device. Fig. 4 is a diagram showing the data transfer time relationship by the channel device during program execution, Fig. 5 is a conceptual diagram of storage expansion in the data processing device according to this invention, and Fig. 6 is a logical storage device in the storage expansion of Fig. 5. FIG. 7 is a diagram showing an example of the bit arrangement of the conversion storage section, and FIG. 8 is a block diagram showing the creation of a physical storage address. 1: Main memory, 2: Central control unit, 3 to 5:
Channel device, 2a, 2b: Bus, 10: Logical storage address register, 11: Logical storage device, 12
: Physical storage address register, 13: Physical storage device, 14, 1400 to 1417: Conversion storage unit, 1
5: Memory control register.
Claims (1)
により指定可能な容量よりも大きな記憶容量を持
ち、物理記憶装置からなる主記憶装置と、中央制
御装置と、チヤネル装置とを備えるデータ処理装
置において、 論理記憶装置アドレスから物理記憶装置アドレ
スに変換する情報を貯蔵し、前記主記憶装置のア
ドレス空間とは異なるアドレス空間を有し、命令
により書込み可能な変換記憶部を、前記中央制御
装置用に複数面、および前記各チヤネル装置用に
それぞれ１面づつ設け、 メモリ制御レジスタの内容により前記中央制御
装置用の変換記憶部の一つを選択し、その変換記
憶部の内容により論理記憶装置アドレスから物理
記憶装置アドレスへの変換を行なうことを特徴と
するデータ処理装置。[Claims for Utility Model Registration] A main storage device consisting of a physical storage device, a central control device, and a channel device that has a storage capacity larger than the capacity that can be specified by the logical address that specifies each address of the logical storage. A data processing device comprising: a conversion storage section that stores information for converting a logical storage device address to a physical storage device address, has an address space different from an address space of the main storage device, and is writable by a command; A plurality of planes are provided for the central control unit, and one plane is provided for each of the channel devices, one of the conversion storage units for the central control unit is selected according to the contents of the memory control register, and one of the conversion storage units is selected according to the contents of the conversion storage unit. A data processing device that converts a logical storage device address into a physical storage device address.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7794086U JPS62134151U (en) | 1986-05-23 | 1986-05-23 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7794086U JPS62134151U (en) | 1986-05-23 | 1986-05-23 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS62134151U true JPS62134151U (en) | 1987-08-24 |
Family
ID=30926421
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7794086U Pending JPS62134151U (en) | 1986-05-23 | 1986-05-23 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62134151U (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS51118928A (en) * | 1975-03-24 | 1976-10-19 | Hewlett Packard Yokogawa | Memory expandor |
| JPS522231A (en) * | 1975-06-24 | 1977-01-08 | Hitachi Ltd | Information processing apparatus |
-
1986
- 1986-05-23 JP JP7794086U patent/JPS62134151U/ja active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS51118928A (en) * | 1975-03-24 | 1976-10-19 | Hewlett Packard Yokogawa | Memory expandor |
| JPS522231A (en) * | 1975-06-24 | 1977-01-08 | Hitachi Ltd | Information processing apparatus |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS62134151U (en) | ||
| JPS60164252U (en) | data processing equipment | |
| JPS60128543A (en) | Address exchange virtual storage device | |
| JPH0273258U (en) | ||
| JPS62276663A (en) | Program transfer method | |
| JPH0244445A (en) | Data processor | |
| JPS6316334U (en) | ||
| JPS6242308B2 (en) | ||
| JPH0397751U (en) | ||
| JPS6087050U (en) | data transfer control device | |
| JPS5946012B2 (en) | Data transfer control method | |
| JPS59155639U (en) | memory selection device | |
| JPS6058493B2 (en) | information processing equipment | |
| JPS60196858A (en) | Input processor of data with label | |
| JPS62117796U (en) | ||
| JPS61150047A (en) | Remote supervisory control device | |
| JPS6381397U (en) | ||
| JPS6389143U (en) | ||
| JPH0455658U (en) | ||
| JPS62241048A (en) | Addressing system for extended memory | |
| JPS62129659U (en) | ||
| JPS63135442U (en) | ||
| JPS6320248U (en) | ||
| JPS6175454A (en) | Bus control system | |
| JPS62143157A (en) | Dma transfer system |