JPS63135442U - - Google Patents
Info
- Publication number
- JPS63135442U JPS63135442U JP2551087U JP2551087U JPS63135442U JP S63135442 U JPS63135442 U JP S63135442U JP 2551087 U JP2551087 U JP 2551087U JP 2551087 U JP2551087 U JP 2551087U JP S63135442 U JPS63135442 U JP S63135442U
- Authority
- JP
- Japan
- Prior art keywords
- memory
- range data
- address range
- priority
- setting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000015654 memory Effects 0.000 claims description 14
- 238000010586 diagram Methods 0.000 description 3
- 238000001514 detection method Methods 0.000 description 1
Description
第１図は本考案の機能ブロツク図、第２図およ
び第３図は本考案を日本語ワードプロセツサに適
用した一実施例を示し、第２図はそのメモリ選択
回路等の回路構成図、第３図はメモリ選択回路１
７，１８，１９，２０の詳細回路図である。
１１〜１４……メモリ、１７〜２０……メモリ
選択回路、２１，２２……アンドゲート、３１…
…開始アドレスレジスタ、３２……終了アドレス
レジスタ、３３……一致検出回路、３４……アン
ドゲート、３５……インバータ。
FIG. 1 is a functional block diagram of the present invention, FIGS. 2 and 3 show an embodiment in which the present invention is applied to a Japanese word processor, and FIG. 2 is a circuit diagram of the memory selection circuit, etc. Figure 3 shows memory selection circuit 1.
7, 18, 19, and 20 are detailed circuit diagrams. 11-14...Memory, 17-20...Memory selection circuit, 21, 22...And gate, 31...
...Start address register, 32...End address register, 33...Coincidence detection circuit, 34...AND gate, 35...Inverter.
Claims (1)
各メモリに対し割当てて行うメモリ選択装置にお
いて、 各メモリに割当てられるべきアドレス範囲デー
タを設定する設定手段と、 この設定手段による各メリに対するアドレス範
囲データを記憶する記憶手段と、 上記複数のメモリのアドレス指定に優先順位を
つけるメモリ優先順位付与手段と、 アドレス指定の際、上記記憶手段内のアドレス
範囲データおよびメモリ優先順位付与手段による
優先順位にしたがつて１つのメモリを選択する選
択手段と を有することを特徴とするメモリ選択装置。[Claim for Utility Model Registration] In a memory selection device that selects a plurality of memories by allocating serial addresses to each memory, a setting means for setting address range data to be allocated to each memory, and this setting means a storage means for storing address range data for each memory according to the above; a memory priority assigning means for prioritizing addressing of the plurality of memories; and address range data and memory priority within the storage means when specifying an address. 1. A memory selection device comprising: selection means for selecting one memory according to the priority given by the assignment means.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2551087U JPS63135442U (en) | 1987-02-25 | 1987-02-25 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2551087U JPS63135442U (en) | 1987-02-25 | 1987-02-25 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS63135442U true JPS63135442U (en) | 1988-09-06 |
Family
ID=30825732
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2551087U Pending JPS63135442U (en) | 1987-02-25 | 1987-02-25 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63135442U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH06149667A (en) * | 1992-11-10 | 1994-05-31 | Oki Farm Wear Syst:Kk | Method for increasing memories |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56103748A (en) * | 1980-01-23 | 1981-08-19 | Toshiba Corp | Memory system |
| JPS6086642A (en) * | 1983-10-18 | 1985-05-16 | Fujitsu Ltd | Setting system of memory control information |
-
1987
- 1987-02-25 JP JP2551087U patent/JPS63135442U/ja active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56103748A (en) * | 1980-01-23 | 1981-08-19 | Toshiba Corp | Memory system |
| JPS6086642A (en) * | 1983-10-18 | 1985-05-16 | Fujitsu Ltd | Setting system of memory control information |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH06149667A (en) * | 1992-11-10 | 1994-05-31 | Oki Farm Wear Syst:Kk | Method for increasing memories |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS63135442U (en) | ||
| JPS6356453U (en) | ||
| JPS63107057U (en) | ||
| JPS63118646U (en) | ||
| JPS6218758U (en) | ||
| JPS58190752U (en) | One chip microcontroller | |
| JPS6316336U (en) | ||
| JPS63126959U (en) | ||
| JPS6258356A (en) | Dma controller | |
| JPS6087050U (en) | data transfer control device | |
| JPH0273258U (en) | ||
| JPS6316335U (en) | ||
| JPH02143641U (en) | ||
| JPS6293246U (en) | ||
| JPS5872797U (en) | memory controller | |
| JPS595100U (en) | Use prevention device before storing main memory resident data | |
| JPS5974403U (en) | programming device | |
| JPH0176640U (en) | ||
| JPH0420151U (en) | ||
| JPS59187850U (en) | memory circuit addressing device | |
| JPH0235399U (en) | ||
| JPH0235242U (en) | ||
| JPS58129553U (en) | Data processing device with memory map type I/O | |
| JPS63139651U (en) | ||
| JPH0279631U (en) |