JPH0235399U - - Google Patents
Info
- Publication number
- JPH0235399U JPH0235399U JP11003888U JP11003888U JPH0235399U JP H0235399 U JPH0235399 U JP H0235399U JP 11003888 U JP11003888 U JP 11003888U JP 11003888 U JP11003888 U JP 11003888U JP H0235399 U JPH0235399 U JP H0235399U
- Authority
- JP
- Japan
- Prior art keywords
- writing
- memory
- writable
- cycle
- utility
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
Description
第1図は本考案の一実施例のブロツク図、第2
図は本考案の実施例の要部ブロツク図、第3図は
本考案の一実施例の動作を説明するためのフロー
チヤート、第4図は本考案の一実施例を説明する
ためのタイムチヤート、第5図は従来のメモリ書
込システムを説明するためのタイムチヤートであ
る。
2……CPU、7〜14……メモリチツプ、1
5……メモリ選択回路、16……バス。
Fig. 1 is a block diagram of an embodiment of the present invention;
The figure is a block diagram of main parts of an embodiment of the present invention, Figure 3 is a flowchart for explaining the operation of an embodiment of the present invention, and Figure 4 is a time chart for explaining an embodiment of the present invention. , FIG. 5 is a time chart for explaining a conventional memory writing system. 2...CPU, 7-14...Memory chip, 1
5...Memory selection circuit, 16...Bus.
Claims (1)
チツプと、前記書込み可能サイクルΔTより短い
書込み時間でメモリ書込みを行う書込手段とを備
え、前記書込手段は前記複数のメモリチツプに所
定順序で1アドレス毎に書込みを行うようにした
ことを特徴とするメモリ書込システム。 The chip includes a plurality of memory chips whose writable cycle is ΔT, and a writing means for writing into the memory in a writing time shorter than the writable cycle ΔT. A memory writing system characterized in that writing is performed.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11003888U JPH0235399U (en) | 1988-08-24 | 1988-08-24 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11003888U JPH0235399U (en) | 1988-08-24 | 1988-08-24 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0235399U true JPH0235399U (en) | 1990-03-07 |
Family
ID=31346832
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11003888U Pending JPH0235399U (en) | 1988-08-24 | 1988-08-24 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0235399U (en) |
-
1988
- 1988-08-24 JP JP11003888U patent/JPH0235399U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0235399U (en) | ||
JPH0230199U (en) | ||
JPH0393905U (en) | ||
JPS6313497U (en) | ||
JPS63163543U (en) | ||
JPH0273258U (en) | ||
JPH0284964U (en) | ||
JPS62112742U (en) | ||
JPS62121652U (en) | ||
JPH0397943U (en) | ||
JPS6367981U (en) | ||
JPH03123292U (en) | ||
JPS62162760U (en) | ||
JPS60155099U (en) | storage controller | |
JPS62166543U (en) | ||
JPS6251396U (en) | ||
JPS6124900U (en) | selection circuit | |
JPS60126827U (en) | Power-on control device | |
JPH02136298U (en) | ||
JPS61136397U (en) | ||
JPS59126374U (en) | Coin-in type lighting load control device | |
JPH0284955U (en) | ||
JPS6316335U (en) | ||
JPS6316336U (en) | ||
JPS61192352U (en) |