JPS60164252U - data processing equipment - Google Patents
data processing equipmentInfo
- Publication number
- JPS60164252U JPS60164252U JP4136385U JP4136385U JPS60164252U JP S60164252 U JPS60164252 U JP S60164252U JP 4136385 U JP4136385 U JP 4136385U JP 4136385 U JP4136385 U JP 4136385U JP S60164252 U JPS60164252 U JP S60164252U
- Authority
- JP
- Japan
- Prior art keywords
- storage
- address
- data processing
- storage device
- logical
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図はデータ処理装置の一般的構成を示すブロック図
、第２図は従来の記憶拡張の概念を示すブロック図、第
３図は論理記憶装置と物理記憶装置との対応例を示す図
、第４図はプログラム実行中におけるチャネル装置によ
るデータの転送時間関係を示す図、第５図はこの考案に
よるデータ処理装置における記憶拡張概惹図、第６図は
第５図の記憶拡張における論理記憶装置と物理記憶装置
との対応例を示す図、第７図は変換記憶部のビ″／′−
ト配列の例を示す図、第８図は物理記憶アドレスの作成
を示すブロック図である。 ′１：
主記憶装置、２：中央制御装置、３〜５：チャネル装置
、２ａ、２ｂ：バス、１０：論理記憶アドレスレジスタ
、１１：論理記憶装置、１ ゛２：物理記憶アドレス
レジスタ、１３１理記憶装置、１４．１４００〜１４１
７：変換記憶部、１５：メモリ制御レジスタ。FIG. 1 is a block diagram showing the general configuration of a data processing device, FIG. 2 is a block diagram showing the concept of conventional storage expansion, and FIG. 3 is a diagram showing an example of correspondence between a logical storage device and a physical storage device. Fig. 4 is a diagram showing the data transfer time relationship by the channel device during program execution, Fig. 5 is a schematic diagram of memory expansion in the data processing device according to this invention, and Fig. 6 is the logical storage in the memory expansion of Fig. 5. A diagram showing an example of correspondence between a device and a physical storage device, FIG.
FIG. 8 is a block diagram showing the creation of physical storage addresses. '1:
Main storage device, 2: Central control unit, 3 to 5: Channel device, 2a, 2b: Bus, 10: Logical storage address register, 11: Logical storage device, 1 2: Physical storage address register, 131 Physical storage device, 14.1400-141
7: Conversion storage unit, 15: Memory control register.
Claims (1)
定可能な容量よりも大きな記憶容量を持ち、複数の物理
記憶装置からなる主記憶装置と、中央制御装置と、チャ
ネル装置とからなるデータ処理装置において、上記主記
憶装置の論理記憶装置アドレスから物理記憶装置アドレ
スに変換する情報を貯蔵し、命令により書込み可能な上
記主記憶装置のアドレス空間とは異なる変換記憶部が上
記中央制御装置用として複数段けられ、これら複数の変
換記憶部のどの変換記憶部を使用するかは命令により指
定可能とし、上記各チャネル装置用として上記変換記憶
部をそれぞれに１個設けてなるデータ処理装置。In a data processing device that has a storage capacity larger than the capacity that can be specified by a logical address that specifies each address of logical storage, and that consists of a main storage device consisting of a plurality of physical storage devices, a central control device, and a channel device, A conversion storage section different from the address space of the main storage device that stores information for converting a logical storage device address of the main storage device into a physical storage device address and that can be written in by a command is arranged in multiple stages for the central control unit. A data processing device, wherein one of the plurality of conversion storage units can be specified by a command to be used, and one conversion storage unit is provided for each of the channel devices.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4136385U JPS60164252U (en) | 1985-03-22 | 1985-03-22 | data processing equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4136385U JPS60164252U (en) | 1985-03-22 | 1985-03-22 | data processing equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60164252U true JPS60164252U (en) | 1985-10-31 |
| JPS625727Y2 JPS625727Y2 (en) | 1987-02-09 |
Family
ID=30551115
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4136385U Granted JPS60164252U (en) | 1985-03-22 | 1985-03-22 | data processing equipment |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60164252U (en) |
-
1985
- 1985-03-22 JP JP4136385U patent/JPS60164252U/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS625727Y2 (en) | 1987-02-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6034649U (en) | memory access system | |
| JPS60164252U (en) | data processing equipment | |
| JPS62134151U (en) | ||
| JPS63107042U (en) | ||
| JPS6087050U (en) | data transfer control device | |
| JPS58147050U (en) | information processing equipment | |
| JPS59112396U (en) | data processing equipment | |
| JPS5881654U (en) | arithmetic processing unit | |
| JPS6065843U (en) | Memory address expansion circuit | |
| JPS6030050U (en) | Data memory access method | |
| JPS5992929U (en) | Memory monitoring device for DMA device | |
| JPS58135099U (en) | memory device | |
| JPS6065848U (en) | computer system | |
| JPS59134838U (en) | memory access recording device | |
| JPS61643U (en) | data input device | |
| JPS59155639U (en) | memory selection device | |
| JPS5937643U (en) | Data recording device | |
| JPS60123051U (en) | shared memory controller | |
| JPS6095654U (en) | data transfer control device | |
| JPS5860395U (en) | buffer storage device | |
| JPS58174733U (en) | Process input/output control method | |
| JPS60153346U (en) | cache memory | |
| JPS5940927U (en) | Channel command monitor device | |
| JPS608991U (en) | display device | |
| JPS60107896U (en) | Display memory control circuit |