JPS60123051U - shared memory controller - Google Patents
shared memory controllerInfo
- Publication number
- JPS60123051U JPS60123051U JP527484U JP527484U JPS60123051U JP S60123051 U JPS60123051 U JP S60123051U JP 527484 U JP527484 U JP 527484U JP 527484 U JP527484 U JP 527484U JP S60123051 U JPS60123051 U JP S60123051U
- Authority
- JP
- Japan
- Prior art keywords
- shared memory
- storage device
- memory controller
- select signal
- central processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Multi Processors (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第1図は本考案の共有メモリの制御システムのブロック
図、第2図は第1図のメモリ制御回路部−−の回路図で
ある。
符号の説明、1・・・・・・共有メモリ、2,4・・・
・・・セレクタ、8,9・・・・・・CPU、 10
. 11・・・・・・デー、タバツファ、12,13・
・・・・・C3信号、14・・・・・・メモ′り制御回
路、15,16・・・・・・メモリアクセル許可信号、
21・・・・・−RSフリップフロップ、24゛・・・
・・・DTACK信号、27・・・・・−WAIT信号
。FIG. 1 is a block diagram of a shared memory control system of the present invention, and FIG. 2 is a circuit diagram of the memory control circuit section of FIG. 1. Explanation of codes, 1... Shared memory, 2, 4...
...Selector, 8,9...CPU, 10
.. 11... Day, Tabatufa, 12, 13.
... C3 signal, 14 ... Memory control circuit, 15, 16 ... Memory accelerator permission signal,
21...-RS flip-flop, 24゛...
...DTACK signal, 27...-WAIT signal.
Claims (1)
各中央処理装置が共通にアクセスできるためのアドレス
信号、データ信号及び制御信号の切換デートを有する情
報処理装置においで、複数の中央処理装置からの前記記
憶装置のセレクト信号と、前記記憶装置のデバイスセレ
クト信号の間にR379717077回路を設けたこと
を特徴とする共有メモリの制御装置。In an information processing device that has two central processing units, a storage device, and switching dates for address signals, data signals, and control signals so that each central processing unit can commonly access the storage device, A control device for a shared memory, characterized in that an R379717077 circuit is provided between a select signal for the storage device from a processing device and a device select signal for the storage device.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP527484U JPS60123051U (en) | 1984-01-20 | 1984-01-20 | shared memory controller |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP527484U JPS60123051U (en) | 1984-01-20 | 1984-01-20 | shared memory controller |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS60123051U true JPS60123051U (en) | 1985-08-19 |
Family
ID=30481627
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP527484U Pending JPS60123051U (en) | 1984-01-20 | 1984-01-20 | shared memory controller |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60123051U (en) |
-
1984
- 1984-01-20 JP JP527484U patent/JPS60123051U/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS60123051U (en) | shared memory controller | |
JPS58147050U (en) | information processing equipment | |
JPS6030050U (en) | Data memory access method | |
JPS59118048U (en) | Bidirectional direct memory access transfer circuit | |
JPS6065843U (en) | Memory address expansion circuit | |
JPS5847950U (en) | electronic register | |
JPS59189800U (en) | microcomputer | |
JPS6214536U (en) | ||
JPS6039163U (en) | External input/output device | |
JPS5871859U (en) | ID card reader | |
JPS59130146U (en) | memory device | |
JPS5832543U (en) | shared storage | |
JPS60153346U (en) | cache memory | |
JPS6124900U (en) | selection circuit | |
JPS618354U (en) | Direct memory access device | |
JPS6010349U (en) | memory sharing device | |
JPS614254U (en) | Instruction reading circuit | |
JPS6087050U (en) | data transfer control device | |
JPS5837267U (en) | Video synthesis device | |
JPS6071965U (en) | computer system | |
JPS5991068U (en) | highway test equipment | |
JPS5897666U (en) | Mutual monitoring device for multiple computer systems | |
JPS6324602U (en) | ||
JPS60166055U (en) | Storage device for data transfer between CPUs for controlling in-vehicle electronic equipment | |
JPS6065848U (en) | computer system |