JPS5992929U - Memory monitoring device for DMA device - Google Patents

Memory monitoring device for DMA device

Info

Publication number
JPS5992929U
JPS5992929U JP18656782U JP18656782U JPS5992929U JP S5992929 U JPS5992929 U JP S5992929U JP 18656782 U JP18656782 U JP 18656782U JP 18656782 U JP18656782 U JP 18656782U JP S5992929 U JPS5992929 U JP S5992929U
Authority
JP
Japan
Prior art keywords
dma
memory
data
section
memory monitoring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP18656782U
Other languages
Japanese (ja)
Inventor
八島 一成
和山 幸夫
Original Assignee
株式会社明電舎
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 株式会社明電舎 filed Critical 株式会社明電舎
Priority to JP18656782U priority Critical patent/JPS5992929U/en
Publication of JPS5992929U publication Critical patent/JPS5992929U/en
Pending legal-status Critical Current

Links

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は従来のDMA装置とメモリとの関係を示した構
成図、第2図は本考案の一実施例を示した構成図、第3
図は本考案のメモリ監視装置の機能ブロック図、第4図
は本考案を説明するためのメモリマツプ図、第5図り木
暑案を説明するたやのフローチャート図である。 1はメモリ、21〜2nはDMA装置、3はメモリ管理
装置、31はマイクロプロセッサ、32はμCPUのメ
モリ、33は入出力インタフェース。
Fig. 1 is a block diagram showing the relationship between a conventional DMA device and memory, Fig. 2 is a block diagram showing an embodiment of the present invention, and Fig. 3 is a block diagram showing the relationship between a conventional DMA device and memory.
The figure is a functional block diagram of the memory monitoring device of the present invention, FIG. 4 is a memory map diagram for explaining the present invention, and Figure 5 is a flowchart diagram for explaining the plan. 1 is a memory, 21 to 2n are DMA devices, 3 is a memory management device, 31 is a microprocessor, 32 is a μCPU memory, and 33 is an input/output interface.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 複数のDMA装置とメモリとの間でDMA転送を行うも
のにおいて、前記各DMA装置とメモリとの間にメモリ
監視装置を設け、該メモリ監視装置を、DMA装置から
アドレス信号、R/W信号、デバイス識別信号とを入力
する入力部と、ブロックデータ、デバイスデータ、R/
Wデータとを記憶する記憶部と、アドレス信号、R/W
信号とをデバイス識別信号(千基づいて記憶部の各デー
タにより判定する比較部と、判定の結果R/W信号をメ
モリに出力するR/W信号出力部と、判定の結果エラー
信号をDMA装置に出力するエラー信号出力部とで構成
し備えたことを特徴とするDMA装置のメモリ監視装置
In a device that performs DMA transfer between a plurality of DMA devices and a memory, a memory monitoring device is provided between each DMA device and the memory, and the memory monitoring device receives address signals, R/W signals, An input section for inputting device identification signals, block data, device data, R/
A storage section that stores W data, an address signal, and R/W.
a comparison section that determines the device identification signal based on each data in the storage section; an R/W signal output section that outputs the determination result R/W signal to the memory; and an R/W signal output section that outputs the determination result error signal to the DMA device. 1. A memory monitoring device for a DMA device, comprising: an error signal output section for outputting an error signal to a DMA device.
JP18656782U 1982-12-09 1982-12-09 Memory monitoring device for DMA device Pending JPS5992929U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18656782U JPS5992929U (en) 1982-12-09 1982-12-09 Memory monitoring device for DMA device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18656782U JPS5992929U (en) 1982-12-09 1982-12-09 Memory monitoring device for DMA device

Publications (1)

Publication Number Publication Date
JPS5992929U true JPS5992929U (en) 1984-06-23

Family

ID=30402949

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18656782U Pending JPS5992929U (en) 1982-12-09 1982-12-09 Memory monitoring device for DMA device

Country Status (1)

Country Link
JP (1) JPS5992929U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2018092486A (en) * 2016-12-06 2018-06-14 日立オートモティブシステムズ株式会社 Automobile electronic controller and abnormality detection method of dma controller

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS551675A (en) * 1978-06-21 1980-01-08 Toshiba Corp Memory protect control system
JPS55119720A (en) * 1979-03-09 1980-09-13 Tokyo Electric Power Co Inc:The Operation processing unit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS551675A (en) * 1978-06-21 1980-01-08 Toshiba Corp Memory protect control system
JPS55119720A (en) * 1979-03-09 1980-09-13 Tokyo Electric Power Co Inc:The Operation processing unit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2018092486A (en) * 2016-12-06 2018-06-14 日立オートモティブシステムズ株式会社 Automobile electronic controller and abnormality detection method of dma controller

Similar Documents

Publication Publication Date Title
JPS5992929U (en) Memory monitoring device for DMA device
JPS59147236U (en) Interface control device
JPS6142649U (en) data transfer device
JPS60135945U (en) data terminal equipment
JPS58147050U (en) information processing equipment
JPS6071956U (en) Multi-CPU system with version check function
JPS5984668U (en) Vehicle operation recording device
JPS58133849U (en) data processing equipment
JPS59122625U (en) Error detection circuit for digital input device
JPS6065843U (en) Memory address expansion circuit
JPS59122626U (en) reading control device
JPS59130146U (en) memory device
JPS5881654U (en) arithmetic processing unit
JPS6124900U (en) selection circuit
JPS59100337U (en) DMA control circuit
JPS59155639U (en) memory selection device
JPS59107800U (en) Computer system function check device
JPS58118599U (en) Storage device
JPS59138928U (en) process output circuit
JPS6076443U (en) magnetic disk device
JPS58138158U (en) Optical reader reading confirmation device
JPS6011553U (en) electronic exchange
JPS5846193U (en) logic input circuit
JPS59118200U (en) bubble memory device
JPS6119866U (en) Portable data input/output device