JPS62117348A - 電子部品封止用キャップとその製造方法 - Google Patents
電子部品封止用キャップとその製造方法Info
- Publication number
- JPS62117348A JPS62117348A JP60257424A JP25742485A JPS62117348A JP S62117348 A JPS62117348 A JP S62117348A JP 60257424 A JP60257424 A JP 60257424A JP 25742485 A JP25742485 A JP 25742485A JP S62117348 A JPS62117348 A JP S62117348A
- Authority
- JP
- Japan
- Prior art keywords
- cap
- organic resin
- resin
- film
- sealing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15312—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60257424A JPS62117348A (ja) | 1985-11-16 | 1985-11-16 | 電子部品封止用キャップとその製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60257424A JPS62117348A (ja) | 1985-11-16 | 1985-11-16 | 電子部品封止用キャップとその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62117348A true JPS62117348A (ja) | 1987-05-28 |
| JPH0358541B2 JPH0358541B2 (enExample) | 1991-09-05 |
Family
ID=17306175
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60257424A Granted JPS62117348A (ja) | 1985-11-16 | 1985-11-16 | 電子部品封止用キャップとその製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62117348A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6165816A (en) * | 1996-06-13 | 2000-12-26 | Nikko Company | Fabrication of electronic components having a hollow package structure with a ceramic lid |
-
1985
- 1985-11-16 JP JP60257424A patent/JPS62117348A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6165816A (en) * | 1996-06-13 | 2000-12-26 | Nikko Company | Fabrication of electronic components having a hollow package structure with a ceramic lid |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0358541B2 (enExample) | 1991-09-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100694251B1 (ko) | 반도체 디바이스 및 그 제조방법 | |
| JPH065760A (ja) | 表面実装型半導体装置用パッケージリード | |
| US5360942A (en) | Multi-chip electronic package module utilizing an adhesive sheet | |
| JP3391282B2 (ja) | 電子部品の製造方法 | |
| JPS608426Y2 (ja) | 半導体ウエハ−の保持基板 | |
| JP3178417B2 (ja) | 半導体キャリアおよびその製造方法 | |
| JPS62117348A (ja) | 電子部品封止用キャップとその製造方法 | |
| JP3163751B2 (ja) | 半導体装置の製造方法 | |
| JPS629728Y2 (enExample) | ||
| JP3072602U (ja) | フレキシブル基板の接続構造 | |
| JPH0380348B2 (enExample) | ||
| JP2005057280A (ja) | 高信頼性チップスケールパッケージ | |
| JP3186236B2 (ja) | 半導体装置の製造方法 | |
| JPS62130595A (ja) | 電気回路装置の製造方法 | |
| JPH10189098A (ja) | ファインピッチコネクタ部材 | |
| JPS6030195A (ja) | リ−ド接続方法 | |
| JPS61113243A (ja) | 混成集積回路の実装方法 | |
| JPH0258246A (ja) | フィルムキャリアテープ及びフィルムキャリア半導体装置の製造方法 | |
| JP4521078B2 (ja) | 半導体装置の製造方法 | |
| JP3744505B2 (ja) | チップ型電子部品の外部電極形成方法 | |
| JPS6344315B2 (enExample) | ||
| JP2006245190A (ja) | 半田バンプの形成方法 | |
| JPS6331127A (ja) | 半導体装置用絶縁性基板 | |
| JPH02148885A (ja) | モールドパッケージング部品の接着方法 | |
| JP2001118883A (ja) | 回路基板、電子部品及び電子部品装置の実装方法 |