JPS62116036A - フレ−ム同期方式 - Google Patents
フレ−ム同期方式Info
- Publication number
- JPS62116036A JPS62116036A JP60255926A JP25592685A JPS62116036A JP S62116036 A JPS62116036 A JP S62116036A JP 60255926 A JP60255926 A JP 60255926A JP 25592685 A JP25592685 A JP 25592685A JP S62116036 A JPS62116036 A JP S62116036A
- Authority
- JP
- Japan
- Prior art keywords
- frame
- frame synchronization
- circuit
- outputs
- circuits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Time-Division Multiplex Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60255926A JPS62116036A (ja) | 1985-11-15 | 1985-11-15 | フレ−ム同期方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60255926A JPS62116036A (ja) | 1985-11-15 | 1985-11-15 | フレ−ム同期方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62116036A true JPS62116036A (ja) | 1987-05-27 |
| JPH0337773B2 JPH0337773B2 (enExample) | 1991-06-06 |
Family
ID=17285490
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60255926A Granted JPS62116036A (ja) | 1985-11-15 | 1985-11-15 | フレ−ム同期方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62116036A (enExample) |
-
1985
- 1985-11-15 JP JP60255926A patent/JPS62116036A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0337773B2 (enExample) | 1991-06-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI358031B (en) | Data bus inversion detection mechanism | |
| JPS62116036A (ja) | フレ−ム同期方式 | |
| JP3320469B2 (ja) | データ処理回路配置 | |
| JPH0149062B2 (enExample) | ||
| JPS596647A (ja) | シリアルデ−タ伝送同期方式 | |
| JPS61110253A (ja) | 同期化回路 | |
| JPH03258132A (ja) | 通信端末装置 | |
| JPS59115641A (ja) | 同期方式 | |
| JPS58123261A (ja) | フレ−ム同期検出回路 | |
| JPS59207724A (ja) | 入力回路 | |
| JPH0370212A (ja) | 絶縁型デジタル・アナログ変換装置 | |
| JP2536435Y2 (ja) | パリテイ計数回路 | |
| JPH0329436A (ja) | フレーム同期回路 | |
| JPH01188042A (ja) | フレーム同期方式及び装置 | |
| JPS6017139B2 (ja) | シリアルポ−ト方式 | |
| JPS6022542B2 (ja) | 同期化回路 | |
| US6601182B1 (en) | Optimized static sliding-window for ACK sampling | |
| JPS62213336A (ja) | フレ−ム同期方式 | |
| JPH03187542A (ja) | 同期回路 | |
| JPS6128132B2 (enExample) | ||
| JPS58136157A (ja) | デ−タ入力回路 | |
| JPS62105549A (ja) | フレ−ム同期回路 | |
| JPH05324524A (ja) | 装置識別情報設定方式 | |
| JPH10112732A (ja) | 直並列データ変換回路 | |
| JPH0421224A (ja) | ジッタ軽減回路 |