JPS62116036A - フレ−ム同期方式 - Google Patents
フレ−ム同期方式Info
- Publication number
- JPS62116036A JPS62116036A JP60255926A JP25592685A JPS62116036A JP S62116036 A JPS62116036 A JP S62116036A JP 60255926 A JP60255926 A JP 60255926A JP 25592685 A JP25592685 A JP 25592685A JP S62116036 A JPS62116036 A JP S62116036A
- Authority
- JP
- Japan
- Prior art keywords
- frame synchronization
- circuit
- frame
- output
- synchronization code
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Time-Division Multiplex Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60255926A JPS62116036A (ja) | 1985-11-15 | 1985-11-15 | フレ−ム同期方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60255926A JPS62116036A (ja) | 1985-11-15 | 1985-11-15 | フレ−ム同期方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS62116036A true JPS62116036A (ja) | 1987-05-27 |
JPH0337773B2 JPH0337773B2 (enrdf_load_stackoverflow) | 1991-06-06 |
Family
ID=17285490
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60255926A Granted JPS62116036A (ja) | 1985-11-15 | 1985-11-15 | フレ−ム同期方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62116036A (enrdf_load_stackoverflow) |
-
1985
- 1985-11-15 JP JP60255926A patent/JPS62116036A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH0337773B2 (enrdf_load_stackoverflow) | 1991-06-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI358031B (en) | Data bus inversion detection mechanism | |
HU176778B (en) | Computer system consisting of a first and a second computers and a connector unit between computers | |
JPS62188446A (ja) | 同期検出回路及び方法 | |
JPS6024664A (ja) | バスインタ−フエ−ス装置 | |
JPS62116036A (ja) | フレ−ム同期方式 | |
CN116866445B (zh) | 四相双轨与两相双轨协议间的转换装置、芯片及电子设备 | |
JPS61292434A (ja) | バツフアメモリ | |
CN117313614B (zh) | 一种数据传输更新模块和数据传输更新方法 | |
JP3230172B2 (ja) | パラレルデータのシリアル同期保護回路 | |
JP2783495B2 (ja) | クロック乗せ換え回路 | |
JPS61110253A (ja) | 同期化回路 | |
JPH0370212A (ja) | 絶縁型デジタル・アナログ変換装置 | |
JP2768287B2 (ja) | 一致検出回路 | |
JPS59207724A (ja) | 入力回路 | |
JP2536435Y2 (ja) | パリテイ計数回路 | |
JPS62122434A (ja) | フレ−ム信号同期検出回路 | |
KR930007593Y1 (ko) | 장치간 데이타 입출력 인터페이스 회로 | |
JPS63151223A (ja) | デコ−ド回路 | |
JPH0281535A (ja) | マルチフレーム同期検出・保護方式 | |
JPS6143815A (ja) | 初期設定方式 | |
JPS59115641A (ja) | 同期方式 | |
JPS62128633A (ja) | スタツフ同期クロツク発生回路 | |
JPH03183229A (ja) | 同期誤り発生回路 | |
JPS63131621A (ja) | 符号変換方式 | |
JPS58136157A (ja) | デ−タ入力回路 |