JPS6210451B2 - - Google Patents
Info
- Publication number
- JPS6210451B2 JPS6210451B2 JP54113842A JP11384279A JPS6210451B2 JP S6210451 B2 JPS6210451 B2 JP S6210451B2 JP 54113842 A JP54113842 A JP 54113842A JP 11384279 A JP11384279 A JP 11384279A JP S6210451 B2 JPS6210451 B2 JP S6210451B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- logic
- majority
- pulse generation
- generation circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
- H03K19/23—Majority or minority circuits, i.e. giving output having the state of the majority or the minority of the inputs
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Safety Devices In Control Systems (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11384279A JPS5637733A (en) | 1979-09-05 | 1979-09-05 | Multiplex majority logic circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11384279A JPS5637733A (en) | 1979-09-05 | 1979-09-05 | Multiplex majority logic circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5637733A JPS5637733A (en) | 1981-04-11 |
| JPS6210451B2 true JPS6210451B2 (enrdf_load_stackoverflow) | 1987-03-06 |
Family
ID=14622413
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11384279A Granted JPS5637733A (en) | 1979-09-05 | 1979-09-05 | Multiplex majority logic circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5637733A (enrdf_load_stackoverflow) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1906277A1 (de) * | 2006-09-29 | 2008-04-02 | Siemens Aktiengesellschaft | Verfahren zum Synchronisieren von zwei Steuereinrichtungen und redundant aufgebaute Automatisierungsvorrichtung |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US354879A (en) * | 1886-12-21 | Manufacture of pipe-fittings | ||
| JPS4993781A (enrdf_load_stackoverflow) * | 1973-01-13 | 1974-09-06 |
-
1979
- 1979-09-05 JP JP11384279A patent/JPS5637733A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5637733A (en) | 1981-04-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP1262022B1 (en) | Method and circuit for transmitting data between pseudo-synchronized channels | |
| JPH0433056B2 (enrdf_load_stackoverflow) | ||
| JPH0292021A (ja) | ディジタルpll回路 | |
| GB2029991A (en) | Circuit arrangement for aligning two or more counting chains | |
| US5913053A (en) | Synchronous controller for synchronously operating a plurality of actuators | |
| JPS6210451B2 (enrdf_load_stackoverflow) | ||
| JPH033419A (ja) | 位相同期回路 | |
| US5459764A (en) | Clock synchronization system | |
| JP2842784B2 (ja) | Pll回路 | |
| EP0435311A2 (en) | Data multiplexing device | |
| JP3229993B2 (ja) | フレームパルス切替回路 | |
| JP3034388B2 (ja) | 位相同期発振器 | |
| US5459752A (en) | Simple digital method for controlling digital signals to achieve synchronization | |
| JP3017814B2 (ja) | 速度変換装置 | |
| JP3033543B2 (ja) | フレーム同期回路 | |
| JPS6123741B2 (enrdf_load_stackoverflow) | ||
| JPS60225982A (ja) | 3重系におけるクロツクパルス同期装置 | |
| SU696607A2 (ru) | Резервированный делитель частоты | |
| JP2874632B2 (ja) | クロック切替回路 | |
| JPH0322105B2 (enrdf_load_stackoverflow) | ||
| JPH0261818B2 (enrdf_load_stackoverflow) | ||
| JPS5858856B2 (ja) | 発振装置 | |
| JPS628636A (ja) | フレ−ム同期装置 | |
| JPH04167638A (ja) | 2系統ディジタル信号同期化回路 | |
| JPH0256855B2 (enrdf_load_stackoverflow) |