JPS5637733A - Multiplex majority logic circuit - Google Patents
Multiplex majority logic circuitInfo
- Publication number
- JPS5637733A JPS5637733A JP11384279A JP11384279A JPS5637733A JP S5637733 A JPS5637733 A JP S5637733A JP 11384279 A JP11384279 A JP 11384279A JP 11384279 A JP11384279 A JP 11384279A JP S5637733 A JPS5637733 A JP S5637733A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- logic
- action
- majority
- clock pulse
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
- H03K19/23—Majority or minority circuits, i.e. giving output having the state of the majority or the minority of the inputs
Abstract
PURPOSE:To increase greatly the reliability through a comparatively simple circuit constitution, by providing the independent clock pulse to each system and then securing an asynchronous logic action for these systems. CONSTITUTION:The triple majority logic circuit is constituted by providing the reference pulse generating circuit CPG, the clock pulse producing circuit CP, the logic action control circuit LGC and the logic circuit LG each with every systems 1, 2 and 3. The circuit LGC includes the logic action start detecting circuit 2, the maximum logic action detecting circuit 3 and the majority circuit 4 each. And the same action is given to each system, and then the logic action is secured by obtaining a coincidence of the action (asynchronous) at least between two circuits among the three circuits. And the number of the clock pulses which satisfies the above conditions is detected by the circuit 3, and this detection signal is applied to the circuit of its own and other systsms in the form of the action control circuit (a). Thus the signal (a) as the result of decision by majority is applied to the circuit CP to complete a series of logic actions. After this, the logic action start signal produced newly from the circuit LG is detected 2, and thus a compensation is given newly to the phase of the clock pulse to continue the logic action.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11384279A JPS5637733A (en) | 1979-09-05 | 1979-09-05 | Multiplex majority logic circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11384279A JPS5637733A (en) | 1979-09-05 | 1979-09-05 | Multiplex majority logic circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5637733A true JPS5637733A (en) | 1981-04-11 |
JPS6210451B2 JPS6210451B2 (en) | 1987-03-06 |
Family
ID=14622413
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11384279A Granted JPS5637733A (en) | 1979-09-05 | 1979-09-05 | Multiplex majority logic circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5637733A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010505167A (en) * | 2006-09-29 | 2010-02-18 | シーメンス アクチエンゲゼルシヤフト | Operating device for operating machine tools |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US354879A (en) * | 1886-12-21 | Manufacture of pipe-fittings | ||
JPS4993781A (en) * | 1973-01-13 | 1974-09-06 |
-
1979
- 1979-09-05 JP JP11384279A patent/JPS5637733A/en active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US354879A (en) * | 1886-12-21 | Manufacture of pipe-fittings | ||
JPS4993781A (en) * | 1973-01-13 | 1974-09-06 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010505167A (en) * | 2006-09-29 | 2010-02-18 | シーメンス アクチエンゲゼルシヤフト | Operating device for operating machine tools |
US8996139B2 (en) | 2006-09-29 | 2015-03-31 | Siemens Aktiengesellschaft | Method for synchronizing two control devices, and redundantly designed automation system |
Also Published As
Publication number | Publication date |
---|---|
JPS6210451B2 (en) | 1987-03-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5511625A (en) | Multiplying device | |
IE43734L (en) | Transition indicator for two-level signal | |
JPS5637733A (en) | Multiplex majority logic circuit | |
GB1103520A (en) | Improvements in or relating to electric circuits comprising oscillators | |
SU471582A1 (en) | Pulse synchronization device | |
SU723768A1 (en) | Device for tolerance monitoring time intervals between pulses | |
JPS5733368A (en) | Fault detector | |
SU907838A2 (en) | Cyclic synchronization device | |
SU738136A1 (en) | Device for monitoring timing pulses | |
JPS5714716A (en) | Position detector | |
SU839028A1 (en) | Pulse generator | |
SU658763A1 (en) | Synchronising device | |
SU448585A1 (en) | Pulse synchronization device | |
SU834877A1 (en) | Device for detecting pulse loss | |
SU978357A1 (en) | Pulse frequency divider with controllable countdown ratio | |
SU1355971A1 (en) | Device for synchronizing reception of asynchronous signals | |
SU1262709A2 (en) | Device for checking pulse trains | |
SU758582A1 (en) | Redundancy pulse generator | |
JPS5762647A (en) | Synchronizing circuit | |
SU401952A1 (en) | DEVICE FOR COMPARING VOLTAGES | |
SU632108A1 (en) | Clock pulse shaper | |
SU748846A1 (en) | Frequency threshold device | |
SU633152A1 (en) | Synchronizing arrangement | |
SU1103375A1 (en) | Redundancy pulse generator | |
SU731572A2 (en) | Pulse loss detecting device |