JPS619742A - 事象管理方式 - Google Patents

事象管理方式

Info

Publication number
JPS619742A
JPS619742A JP59130443A JP13044384A JPS619742A JP S619742 A JPS619742 A JP S619742A JP 59130443 A JP59130443 A JP 59130443A JP 13044384 A JP13044384 A JP 13044384A JP S619742 A JPS619742 A JP S619742A
Authority
JP
Japan
Prior art keywords
message
unprocessed
control function
communication
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59130443A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0457027B2 (enExample
Inventor
Miyuki Takasaki
高崎 幸
Toshio Hayashi
利夫 林
Shosaku Furubayashi
古林 庄作
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Usac Electronic Ind Co Ltd
Original Assignee
Usac Electronic Ind Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Usac Electronic Ind Co Ltd filed Critical Usac Electronic Ind Co Ltd
Priority to JP59130443A priority Critical patent/JPS619742A/ja
Publication of JPS619742A publication Critical patent/JPS619742A/ja
Publication of JPH0457027B2 publication Critical patent/JPH0457027B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices
    • G06F13/12Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Computer And Data Communications (AREA)
  • Communication Control (AREA)
JP59130443A 1984-06-25 1984-06-25 事象管理方式 Granted JPS619742A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59130443A JPS619742A (ja) 1984-06-25 1984-06-25 事象管理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59130443A JPS619742A (ja) 1984-06-25 1984-06-25 事象管理方式

Publications (2)

Publication Number Publication Date
JPS619742A true JPS619742A (ja) 1986-01-17
JPH0457027B2 JPH0457027B2 (enExample) 1992-09-10

Family

ID=15034363

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59130443A Granted JPS619742A (ja) 1984-06-25 1984-06-25 事象管理方式

Country Status (1)

Country Link
JP (1) JPS619742A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62243057A (ja) * 1986-04-16 1987-10-23 Hitachi Ltd フアイル転送管理方式
JPH01180050A (ja) * 1988-01-11 1989-07-18 Pfu Ltd プロセス間通信制御方式

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62243057A (ja) * 1986-04-16 1987-10-23 Hitachi Ltd フアイル転送管理方式
JPH01180050A (ja) * 1988-01-11 1989-07-18 Pfu Ltd プロセス間通信制御方式

Also Published As

Publication number Publication date
JPH0457027B2 (enExample) 1992-09-10

Similar Documents

Publication Publication Date Title
US5943479A (en) Method for reducing the rate of interrupts in a high speed I/O controller
US5517662A (en) Multiprocessor system with distributed memory
US5025369A (en) Computer system
JPH04318654A (ja) マイクロプロセッサへの割り込みのリダイレクションシステム
US6256660B1 (en) Method and program product for allowing application programs to avoid unnecessary packet arrival interrupts
US6012121A (en) Apparatus for flexible control of interrupts in multiprocessor systems
KR20040104467A (ko) 공통 작업 큐 환경에서의 최격적 서버
JP2005196726A (ja) 実時間遠隔バックアップシステム及びそのバックアップ方法
JPH03206542A (ja) 割込み方法
JP2002024195A (ja) 並列処理装置、及び、並列処理方法
JPS619742A (ja) 事象管理方式
CN110489358B (zh) 一种交互控制方法及设备系统
CN117909087A (zh) 一种数据处理方法、装置、中央处理器及电子设备
JPS63268035A (ja) ロ−カル端末シミユレ−タによるリモ−ト端末制御方式
JPH076042A (ja) データ受信制御装置
JPS615361A (ja) 通信インタフエイス回路
KR100420268B1 (ko) 스택을 이용한 커널 스케줄링 방법
JP2820942B2 (ja) 通信プロトコル処理方法
JPS62283752A (ja) ホストコンピユ−タ内バツフア割当て方式
KR100442599B1 (ko) 교환 시스템에서 워크스테이션의 분산 객체를 이용한메시지 처리 장치 및 방법
KR910005777B1 (ko) 퍼스널컴퓨터 접속 처리장치의 n회선 처리방법
JPS63129443A (ja) 通信制御装置
JPH0887477A (ja) サービス要求依頼方法
JPH0721043A (ja) 仮想計算機システムにおける端末共用制御方式
JPH0468457A (ja) ネットワーク管理システムのマネージャ装置