JPS6172853U - - Google Patents

Info

Publication number
JPS6172853U
JPS6172853U JP1984158172U JP15817284U JPS6172853U JP S6172853 U JPS6172853 U JP S6172853U JP 1984158172 U JP1984158172 U JP 1984158172U JP 15817284 U JP15817284 U JP 15817284U JP S6172853 U JPS6172853 U JP S6172853U
Authority
JP
Japan
Prior art keywords
flip chip
sealing body
bumps
melting point
low melting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1984158172U
Other languages
English (en)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1984158172U priority Critical patent/JPS6172853U/ja
Publication of JPS6172853U publication Critical patent/JPS6172853U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16235Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73253Bump and layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device

Description

【図面の簡単な説明】
図面は本考案によるパツケージの一実施例を示
す断面図である。 図中、1はフリツプチツプ、2,4はバンプ、
3は封止体、5はリード、6は金属キヤツプ、8
は低融点金属、をそれぞれ示す。

Claims (1)

    【実用新案登録請求の範囲】
  1. 箱形の封止体内部にフリツプチツプを収容設置
    し、該封止体の外部には上記フリツプチツプのバ
    ンプと最短距離で接続した実装用バンプを同一の
    配置で突設し、上記封止体の開口部にシーリング
    して被ぶせられる金属キヤツプと上記フリツプチ
    ツプの背面との間に低融点金属を充填したことを
    特徴とするフリツプチツプ用バツケージ。
JP1984158172U 1984-10-19 1984-10-19 Pending JPS6172853U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1984158172U JPS6172853U (ja) 1984-10-19 1984-10-19

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1984158172U JPS6172853U (ja) 1984-10-19 1984-10-19

Publications (1)

Publication Number Publication Date
JPS6172853U true JPS6172853U (ja) 1986-05-17

Family

ID=30716155

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1984158172U Pending JPS6172853U (ja) 1984-10-19 1984-10-19

Country Status (1)

Country Link
JP (1) JPS6172853U (ja)

Similar Documents

Publication Publication Date Title
JPS6172853U (ja)
JPH0470752U (ja)
JPH0224552U (ja)
JPH01165649U (ja)
JPS6172851U (ja)
JPH0176050U (ja)
JPS61190139U (ja)
JPS5839046U (ja) 半導体パツケ−ジ
JPH0262743U (ja)
JPS6242254U (ja)
JPH01127246U (ja)
JPS6159346U (ja)
JPH031538U (ja)
JPH03126059U (ja)
JPS62147360U (ja)
JPH0373444U (ja)
JPS62112152U (ja)
JPH0179843U (ja)
JPS6237930U (ja)
JPS6252936U (ja)
JPS6015490U (ja) はんだペ−スト包装体
JPH0468544U (ja)
JPS6343443U (ja)
JPS5815350U (ja) 半導体装置
JPS6278762U (ja)