JPS6158052B2 - - Google Patents
Info
- Publication number
- JPS6158052B2 JPS6158052B2 JP54086127A JP8612779A JPS6158052B2 JP S6158052 B2 JPS6158052 B2 JP S6158052B2 JP 54086127 A JP54086127 A JP 54086127A JP 8612779 A JP8612779 A JP 8612779A JP S6158052 B2 JPS6158052 B2 JP S6158052B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- flip
- flop
- signals
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000003111 delayed effect Effects 0.000 claims description 2
- 239000013256 coordination polymer Substances 0.000 description 6
- 230000000630 rising effect Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 3
- 230000001360 synchronised effect Effects 0.000 description 2
- 230000001052 transient effect Effects 0.000 description 2
- 239000013078 crystal Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Electronic Switches (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8612779A JPS5611684A (en) | 1979-07-06 | 1979-07-06 | Competition control circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8612779A JPS5611684A (en) | 1979-07-06 | 1979-07-06 | Competition control circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5611684A JPS5611684A (en) | 1981-02-05 |
| JPS6158052B2 true JPS6158052B2 (enrdf_load_stackoverflow) | 1986-12-10 |
Family
ID=13878033
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8612779A Granted JPS5611684A (en) | 1979-07-06 | 1979-07-06 | Competition control circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5611684A (enrdf_load_stackoverflow) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57176592A (en) * | 1981-04-24 | 1982-10-29 | Hitachi Ltd | Memory device |
-
1979
- 1979-07-06 JP JP8612779A patent/JPS5611684A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5611684A (en) | 1981-02-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6000022A (en) | Method and apparatus for coupling signals between two circuits operating in different clock domains | |
| US5004933A (en) | Phase-selectable flip-flop | |
| US6111812A (en) | Method and apparatus for adjusting control signal timing in a memory device | |
| US9218860B2 (en) | Multiple data rate memory with read timing information | |
| US6320818B1 (en) | Semiconductor storage device, and method for generating timing of signal for activating internal circuit thereof | |
| US20060214710A1 (en) | Delay-lock loop and method having high resolution and wide dynamic range | |
| US5479646A (en) | Method and apparatus for obtaining data from a data circuit utilizing alternating clock pulses to gate the data to the output | |
| JPH0454317B2 (enrdf_load_stackoverflow) | ||
| JPS6158052B2 (enrdf_load_stackoverflow) | ||
| US7284169B2 (en) | System and method for testing write strobe timing margins in memory devices | |
| JPS6323581B2 (enrdf_load_stackoverflow) | ||
| JPS58223833A (ja) | ダイレクト・メモリ・アクセス制御方式 | |
| JPS62250583A (ja) | 半導体記憶装置 | |
| JP2953583B2 (ja) | Ｒａｍコントロール回路 | |
| JPH0376094A (ja) | 半導体記憶装置 | |
| JPS625722Y2 (enrdf_load_stackoverflow) | ||
| US20020184468A1 (en) | High speed address sequencer | |
| JP2545407B2 (ja) | ダイレクトメモリアクセスコントロ―ラ | |
| CN118899020A (zh) | 片上终结信号产生电路以及存储系统 | |
| JPH0962619A (ja) | バスインターフェースシステム、集積回路装置及びバスインターフェース方法 | |
| JPS61153731A (ja) | デ−タ遅延装置 | |
| JPH04159691A (ja) | 同期式半導体記憶装置 | |
| JPS60218931A (ja) | タイミング発生回路 | |
| JPH01220200A (ja) | 半導体メモリ集積回路 | |
| JPH0554296B2 (enrdf_load_stackoverflow) |