JPS6156812B2 - - Google Patents

Info

Publication number
JPS6156812B2
JPS6156812B2 JP57052093A JP5209382A JPS6156812B2 JP S6156812 B2 JPS6156812 B2 JP S6156812B2 JP 57052093 A JP57052093 A JP 57052093A JP 5209382 A JP5209382 A JP 5209382A JP S6156812 B2 JPS6156812 B2 JP S6156812B2
Authority
JP
Japan
Prior art keywords
output
dma
program counter
selector
input condition
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57052093A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58169248A (ja
Inventor
Yutaka Moryama
Akira Myasaka
Tatsuki Hayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57052093A priority Critical patent/JPS58169248A/ja
Publication of JPS58169248A publication Critical patent/JPS58169248A/ja
Publication of JPS6156812B2 publication Critical patent/JPS6156812B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30094—Condition code generation, e.g. Carry, Zero flag

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Executing Machine-Instructions (AREA)
JP57052093A 1982-03-30 1982-03-30 入力条件セレクタ付プログラムカウンタ制御方式 Granted JPS58169248A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57052093A JPS58169248A (ja) 1982-03-30 1982-03-30 入力条件セレクタ付プログラムカウンタ制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57052093A JPS58169248A (ja) 1982-03-30 1982-03-30 入力条件セレクタ付プログラムカウンタ制御方式

Publications (2)

Publication Number Publication Date
JPS58169248A JPS58169248A (ja) 1983-10-05
JPS6156812B2 true JPS6156812B2 (enrdf_load_html_response) 1986-12-04

Family

ID=12905215

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57052093A Granted JPS58169248A (ja) 1982-03-30 1982-03-30 入力条件セレクタ付プログラムカウンタ制御方式

Country Status (1)

Country Link
JP (1) JPS58169248A (enrdf_load_html_response)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0690700B2 (ja) * 1984-05-31 1994-11-14 富士通株式会社 半導体集積回路
JPS6191752A (ja) * 1984-10-11 1986-05-09 Nec Corp マイクロコンピユ−タ
JPH0789346B2 (ja) * 1985-07-05 1995-09-27 日本電気株式会社 Ｄｍａコントローラ

Also Published As

Publication number Publication date
JPS58169248A (ja) 1983-10-05

Similar Documents

Publication Publication Date Title
US4665484A (en) Shared memory multiprocessing system & method
US6145027A (en) DMA controller with split channel transfer capability and FIFO buffering allowing transmit channel to get ahead of corresponding receive channel by preselected number of elements
JPH04245324A (ja) 演算装置
JP2548428B2 (ja) タイミング発生装置
JPS6156812B2 (enrdf_load_html_response)
JPH0250611A (ja) マイクロコンピュータ
JPH0612107A (ja) シーケンス演算プロセッサおよびシーケンス演算処理装置
JPH0319974B2 (enrdf_load_html_response)
JPS61245255A (ja) 不揮発性メモリ装置
JPS6242301B2 (enrdf_load_html_response)
JP2693598B2 (ja) ディジタルシグナルプロセッサのプログラム実行制御装置
JPS6134168B2 (enrdf_load_html_response)
JPS6156814B2 (enrdf_load_html_response)
JPS62209650A (ja) メモリアクセスシステム
JP2766191B2 (ja) デジタル信号処理装置及び信号処理方法
JP3022186B2 (ja) デジタル信号処理装置
JPH04303247A (ja) マイクロコンピュータ装置
JP2686234B2 (ja) デジタル信号処理装置及び信号処理方法
JP2504535B2 (ja) バスユニットの構成方法
JPH02178837A (ja) マイクロプログラムの調速方式
JPH0194437A (ja) 情報処理装置
JPH02219105A (ja) プログラマブルコントローラ
JPH02130633A (ja) プログラムのオンライン編集方法
JPH01265351A (ja) Ｍｐｕシステム
JPH0711782B2 (ja) マイクロプログラム制御方式