JPS615358A - デ−タ処理装置 - Google Patents

デ−タ処理装置

Info

Publication number
JPS615358A
JPS615358A JP59117111A JP11711184A JPS615358A JP S615358 A JPS615358 A JP S615358A JP 59117111 A JP59117111 A JP 59117111A JP 11711184 A JP11711184 A JP 11711184A JP S615358 A JPS615358 A JP S615358A
Authority
JP
Japan
Prior art keywords
memory
data
address
operand
block
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59117111A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0361213B2 (enExample
Inventor
Tsutomu Tanaka
勉 田中
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59117111A priority Critical patent/JPS615358A/ja
Publication of JPS615358A publication Critical patent/JPS615358A/ja
Publication of JPH0361213B2 publication Critical patent/JPH0361213B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP59117111A 1984-06-07 1984-06-07 デ−タ処理装置 Granted JPS615358A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59117111A JPS615358A (ja) 1984-06-07 1984-06-07 デ−タ処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59117111A JPS615358A (ja) 1984-06-07 1984-06-07 デ−タ処理装置

Publications (2)

Publication Number Publication Date
JPS615358A true JPS615358A (ja) 1986-01-11
JPH0361213B2 JPH0361213B2 (enExample) 1991-09-19

Family

ID=14703685

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59117111A Granted JPS615358A (ja) 1984-06-07 1984-06-07 デ−タ処理装置

Country Status (1)

Country Link
JP (1) JPS615358A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120144082A1 (en) * 2010-12-03 2012-06-07 Lsi Corporation Data prefetch in sas expanders

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5096143A (enExample) * 1973-12-24 1975-07-31
JPS5265628A (en) * 1975-11-28 1977-05-31 Hitachi Ltd Information processing device
JPS5750380A (en) * 1980-09-09 1982-03-24 Mitsubishi Electric Corp Writing method of buffer storage device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5096143A (enExample) * 1973-12-24 1975-07-31
JPS5265628A (en) * 1975-11-28 1977-05-31 Hitachi Ltd Information processing device
JPS5750380A (en) * 1980-09-09 1982-03-24 Mitsubishi Electric Corp Writing method of buffer storage device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120144082A1 (en) * 2010-12-03 2012-06-07 Lsi Corporation Data prefetch in sas expanders
US8566496B2 (en) * 2010-12-03 2013-10-22 Lsi Corporation Data prefetch in SAS expanders

Also Published As

Publication number Publication date
JPH0361213B2 (enExample) 1991-09-19

Similar Documents

Publication Publication Date Title
US6233670B1 (en) Superscalar processor with direct result bypass between execution units having comparators in execution units for comparing operand and result addresses and activating result bypassing
US4961162A (en) Multiprocessing system for performing floating point arithmetic operations
JPH0786870B2 (ja) コプロセツサのデータ転送制御方法およびその回路
JPH04140880A (ja) ベクトル処理装置
KR100532417B1 (ko) 디지털 신호 처리장치의 저전력 소비형 캐시 메모리 장치및 이에 대한 제어방법
JPS62102344A (ja) バツフア・メモリ制御方式
US12299301B2 (en) Methods and systems for altering the path of data movement for large-sized memory transactions
JPS615358A (ja) デ−タ処理装置
US20020184450A1 (en) Multifunctional I/O organizer unit for multiprocessor multimedia chips
JPS615357A (ja) デ−タ処理装置
US6735686B1 (en) Data processing device including two instruction decoders for decoding branch instructions
JPH03268041A (ja) キャッシュ操作明示化コンピュータ
JP3039391B2 (ja) メモリシステム
JPH02301830A (ja) 情報処理方式
US6243822B1 (en) Method and system for asynchronous array loading
JPS6240555A (ja) プリフエツチ制御方式
JPH05257807A (ja) キャッシュメモリ制御装置
JPH08212068A (ja) 情報処理装置
JPH11338774A (ja) 情報処理装置及びそのシステムバス最適化方法並びにその制御プログラムを記録した記録媒体
JPH01286058A (ja) キャッシュメモリ装置
JPH02275549A (ja) 中間バッファプリフェッチ制御方式
JPH041373B2 (enExample)
JP2806690B2 (ja) マイクロプロセッサ
JPS61221845A (ja) バツフアメモリ無効化アドレス生成方式
JPH01315858A (ja) データ転送制御方法及び装置

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees