JPS6152497B2 - - Google Patents
Info
- Publication number
- JPS6152497B2 JPS6152497B2 JP54016993A JP1699379A JPS6152497B2 JP S6152497 B2 JPS6152497 B2 JP S6152497B2 JP 54016993 A JP54016993 A JP 54016993A JP 1699379 A JP1699379 A JP 1699379A JP S6152497 B2 JPS6152497 B2 JP S6152497B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- clock
- external
- signal
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000001360 synchronised effect Effects 0.000 claims description 18
- 238000012360 testing method Methods 0.000 description 25
- 238000011990 functional testing Methods 0.000 description 9
- 238000010586 diagram Methods 0.000 description 5
- 230000006870 function Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
Landscapes
- Tests Of Electronic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1699379A JPS55113198A (en) | 1979-02-16 | 1979-02-16 | Synchronous polyphase clock control sequence logic circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1699379A JPS55113198A (en) | 1979-02-16 | 1979-02-16 | Synchronous polyphase clock control sequence logic circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS55113198A JPS55113198A (en) | 1980-09-01 |
| JPS6152497B2 true JPS6152497B2 (enExample) | 1986-11-13 |
Family
ID=11931537
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1699379A Granted JPS55113198A (en) | 1979-02-16 | 1979-02-16 | Synchronous polyphase clock control sequence logic circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS55113198A (enExample) |
-
1979
- 1979-02-16 JP JP1699379A patent/JPS55113198A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS55113198A (en) | 1980-09-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4669061A (en) | Scannable flip-flop | |
| JPS6134173B2 (enExample) | ||
| JPS63263480A (ja) | 半導体集積論理回路 | |
| US5457699A (en) | Electronic component with a shift register test architecture (boundary scan) | |
| US5068881A (en) | Scannable register with delay test capability | |
| JP2638281B2 (ja) | スキャンパス回路 | |
| JPS6338180A (ja) | 半導体集積回路装置 | |
| EP0562884B1 (en) | Basic DCVS circuits with dual function load circuits | |
| JP3363691B2 (ja) | 半導体論理集積回路 | |
| US4910734A (en) | Intergrated circuit having testing function circuit and control circuit therefor | |
| JPS6152497B2 (enExample) | ||
| JPH07198790A (ja) | 半導体集積論理回路及びネットリスト変換方式 | |
| JP2547281B2 (ja) | 半導体集積回路 | |
| JPS63109379A (ja) | 半導体装置のテスト用補助回路 | |
| JPH0312570A (ja) | 半導体集積回路 | |
| JP2765442B2 (ja) | スキャンテスト方式 | |
| JPH0358143A (ja) | Lsiのスキャンイン/スキャンアウト論理回路 | |
| JPH09320290A (ja) | シフトレジスタ | |
| JP3251748B2 (ja) | 半導体集積回路 | |
| JPH10123213A (ja) | 半導体集積回路 | |
| JPS63198884A (ja) | テスト補助回路 | |
| JPH0389178A (ja) | 半導体集積回路 | |
| JPH1010194A (ja) | 半導体集積回路 | |
| JPS62133371A (ja) | 半導体装置 | |
| JPH03144382A (ja) | スキャンテスト方式 |