JPS6149493A - 多層配線基板 - Google Patents

多層配線基板

Info

Publication number
JPS6149493A
JPS6149493A JP59171764A JP17176484A JPS6149493A JP S6149493 A JPS6149493 A JP S6149493A JP 59171764 A JP59171764 A JP 59171764A JP 17176484 A JP17176484 A JP 17176484A JP S6149493 A JPS6149493 A JP S6149493A
Authority
JP
Japan
Prior art keywords
layer
thick film
thin film
pattern
film pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59171764A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0216035B2 (enrdf_load_stackoverflow
Inventor
松崎　壽夫
東夫 反町
清 佐藤
岳史 椙井
工 鈴木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59171764A priority Critical patent/JPS6149493A/ja
Publication of JPS6149493A publication Critical patent/JPS6149493A/ja
Publication of JPH0216035B2 publication Critical patent/JPH0216035B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Electronic Switches (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
JP59171764A 1984-08-18 1984-08-18 多層配線基板 Granted JPS6149493A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59171764A JPS6149493A (ja) 1984-08-18 1984-08-18 多層配線基板

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59171764A JPS6149493A (ja) 1984-08-18 1984-08-18 多層配線基板

Publications (2)

Publication Number Publication Date
JPS6149493A true JPS6149493A (ja) 1986-03-11
JPH0216035B2 JPH0216035B2 (enrdf_load_stackoverflow) 1990-04-13

Family

ID=15929243

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59171764A Granted JPS6149493A (ja) 1984-08-18 1984-08-18 多層配線基板

Country Status (1)

Country Link
JP (1) JPS6149493A (enrdf_load_stackoverflow)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4968258A (enrdf_load_stackoverflow) * 1972-11-06 1974-07-02
JPS5830194A (ja) * 1981-08-14 1983-02-22 日本碍子株式会社 セラミック多層配線基板の製造法

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4968258A (enrdf_load_stackoverflow) * 1972-11-06 1974-07-02
JPS5830194A (ja) * 1981-08-14 1983-02-22 日本碍子株式会社 セラミック多層配線基板の製造法

Also Published As

Publication number Publication date
JPH0216035B2 (enrdf_load_stackoverflow) 1990-04-13

Similar Documents

Publication Publication Date Title
CA2028043C (en) Chip form of surface mounted electrical resistance and its manufacturing method
US4689638A (en) Thermal recording head and process for manufacturing wiring substrate therefor
JPS6149493A (ja) 多層配線基板
JP2788656B2 (ja) 集積回路用パッケージの製造方法
JP2839262B2 (ja) チップ抵抗器とその製造方法
JP2634592B2 (ja) 低抵抗付回路基板およびその製造法
US3554876A (en) Process for etching and electro plating a printed circuit
JPS6227675B2 (enrdf_load_stackoverflow)
JPH0245996A (ja) 混成集積回路の製造方法
JPS6148993A (ja) 混成集積回路の製造方法
JP2569716B2 (ja) 多層厚膜ｉｃ基板の製造法
JP2593646B2 (ja) 電子部品
JP2975491B2 (ja) チップ抵抗器
JP2000331590A (ja) 回路保護素子及びその製造方法
JPH0763109B2 (ja) セラミック回路基板の製造方法
JP2703757B2 (ja) 電子部品
JPS6394861A (ja) サ−マルヘツド及びその製造方法
JPS62281397A (ja) ハイブリツドｉｃの製造方法
JPS6161988B2 (enrdf_load_stackoverflow)
JPH0584679B2 (enrdf_load_stackoverflow)
JPH0832029A (ja) 混成集積回路の製造方法
GB2238666A (en) Hybrid circuit having thick film resistors.
JPS59148395A (ja) セラミツク多層配線基板の製造法
JPH08274472A (ja) 配線基板
JPS60199673A (ja) 熱記録ヘツド