JPS6149260A - チヤネル処理装置 - Google Patents

チヤネル処理装置

Info

Publication number
JPS6149260A
JPS6149260A JP59171146A JP17114684A JPS6149260A JP S6149260 A JPS6149260 A JP S6149260A JP 59171146 A JP59171146 A JP 59171146A JP 17114684 A JP17114684 A JP 17114684A JP S6149260 A JPS6149260 A JP S6149260A
Authority
JP
Japan
Prior art keywords
processing device
channel processing
service processor
processor
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59171146A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0363098B2 (enrdf_load_stackoverflow
Inventor
Jitsuo Masuda
増田 実夫
Nobuyuki Kikuchi
菊池 伸行
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59171146A priority Critical patent/JPS6149260A/ja
Publication of JPS6149260A publication Critical patent/JPS6149260A/ja
Publication of JPH0363098B2 publication Critical patent/JPH0363098B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24Handling requests for interconnection or transfer for access to input/output bus using interrupt

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP59171146A 1984-08-17 1984-08-17 チヤネル処理装置 Granted JPS6149260A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59171146A JPS6149260A (ja) 1984-08-17 1984-08-17 チヤネル処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59171146A JPS6149260A (ja) 1984-08-17 1984-08-17 チヤネル処理装置

Publications (2)

Publication Number Publication Date
JPS6149260A true JPS6149260A (ja) 1986-03-11
JPH0363098B2 JPH0363098B2 (enrdf_load_stackoverflow) 1991-09-30

Family

ID=15917835

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59171146A Granted JPS6149260A (ja) 1984-08-17 1984-08-17 チヤネル処理装置

Country Status (1)

Country Link
JP (1) JPS6149260A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01134651A (ja) * 1987-11-12 1989-05-26 Internatl Business Mach Corp <Ibm> バスユニット直接制御機構

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57143669A (en) * 1981-02-28 1982-09-04 Omron Tateisi Electronics Co Debugging device for multiprocessor system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57143669A (en) * 1981-02-28 1982-09-04 Omron Tateisi Electronics Co Debugging device for multiprocessor system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01134651A (ja) * 1987-11-12 1989-05-26 Internatl Business Mach Corp <Ibm> バスユニット直接制御機構

Also Published As

Publication number Publication date
JPH0363098B2 (enrdf_load_stackoverflow) 1991-09-30

Similar Documents

Publication Publication Date Title
US4684885A (en) Arrangement for on-line diagnostic testing of an off-line standby processor in a duplicated processor configuration
KR100256097B1 (ko) 시리얼 버스 제어기
JPS6149260A (ja) チヤネル処理装置
JPS599927B2 (ja) デ−タ転送制御方式
JP3087481B2 (ja) イン・サーキット・エミュレータ
JP2720580B2 (ja) フォールト・トレラント・コンピュータ
JP2558902B2 (ja) 半導体集積回路装置
JPS59121519A (ja) 入出力制御装置におけるクロツク停止制御方式
JP3012402B2 (ja) 情報処理システム
JPS60140438A (ja) 情報処理系の系切替制御方式
JPH0157376B2 (enrdf_load_stackoverflow)
JP2554423Y2 (ja) メモリ制御装置
JPS60254362A (ja) デ−タ処理装置における状態情報の退避方法
JPH04138750A (ja) 通信制御装置診断方式
JPS59103121A (ja) 情報処理装置
JPS597971B2 (ja) 入出力装置の制御方式
JPH0535455B2 (enrdf_load_stackoverflow)
JPS634210B2 (enrdf_load_stackoverflow)
JPS584365B2 (ja) リセツト制御システム
JPH08329026A (ja) 2重化プロセッサシステム
JPH0795283B2 (ja) 二重化制御装置
JPS60107140A (ja) 命令実行制御方式
JPS6318203B2 (enrdf_load_stackoverflow)
JPS59144932A (ja) 処理装置切替方式
JPH0214331A (ja) 二重化システム診断方式