JPS61383U - automatic editing device - Google Patents
automatic editing deviceInfo
- Publication number
- JPS61383U JPS61383U JP6432385U JP6432385U JPS61383U JP S61383 U JPS61383 U JP S61383U JP 6432385 U JP6432385 U JP 6432385U JP 6432385 U JP6432385 U JP 6432385U JP S61383 U JPS61383 U JP S61383U
- Authority
- JP
- Japan
- Prior art keywords
- counter
- address signal
- correction pulse
- switch
- editing device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Management Or Editing Of Information On Record Carriers (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は本考案自動編集装置の一実施例を示す構成図、
第２図は本考案の説明に供する線図である。
１及び２は夫々番地信号入力端子、４及び１２は夫々可
逆計数器、５，１３及び２２は夫々記憶装置、７，１５
及び２５は夫々比較回路、２０は編集開始信号出力端子
、２８は編集終了信号出力端子、３１及び３２は夫々補
正用パルス発生手段、Ｓ１及びＳ２は切換器である。FIG. 1 is a configuration diagram showing an embodiment of the automatic editing device of the present invention;
FIG. 2 is a diagram for explaining the present invention. 1 and 2 are address signal input terminals, 4 and 12 are reversible counters, respectively, 5, 13, and 22 are storage devices, respectively, and 7, 15
and 25 are comparison circuits, 20 is an editing start signal output terminal, 28 is an editing end signal output terminal, 31 and 32 are correction pulse generating means, respectively, and S1 and S2 are switching devices.
Claims (1)
用パルス発生手段と、上記番地信号、又は上記補正用パ
ルスを計数するカウンタと、上記カウンタに上記番地信
号又は上記補正用パルスを選択的に与える第１のスイッ
チと、上記カウンタに接続されるメモリと、上記メモリ
を記憶状態とし、上記カウンタの特定の番地信号を編集
開始点として記憶させる第２のスイッチとよりなり、上
記第１のスイッチにより上記カウンタに上記補正用パル
スが与えられ、かつ上記第２のスイッチにより上記メモ
リが記憶状態どされた時に、編集開始点の補正が可能と
されていることを特徴とする自動編集装置。means for obtaining an address signal in relation to the running of a recording medium; a correction pulse generating means; a counter for counting the address signal or the correction pulse; and selecting the address signal or the correction pulse for the counter. a memory connected to the counter; and a second switch that sets the memory to a storage state and stores a specific address signal of the counter as an editing start point; The automatic editing device is characterized in that the editing start point can be corrected when the correction pulse is applied to the counter by the switch and the memory is returned to the storage state by the second switch. .
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6432385U JPS61383U (en) | 1985-04-30 | 1985-04-30 | automatic editing device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6432385U JPS61383U (en) | 1985-04-30 | 1985-04-30 | automatic editing device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61383U true JPS61383U (en) | 1986-01-06 |
| JPS6120718Y2 JPS6120718Y2 (en) | 1986-06-21 |
Family
ID=30595300
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6432385U Granted JPS61383U (en) | 1985-04-30 | 1985-04-30 | automatic editing device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61383U (en) |
-
1985
- 1985-04-30 JP JP6432385U patent/JPS61383U/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6120718Y2 (en) | 1986-06-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS61383U (en) | automatic editing device | |
| JPS61382U (en) | automatic editing device | |
| JPS5897799U (en) | Sampling hold circuit | |
| JPS6040132U (en) | Phase switching circuit | |
| JPS613588U (en) | counter circuit | |
| JPS597547U (en) | Relay drive circuit | |
| JPS5847171U (en) | Response speed switching circuit for conversion amplifier circuit | |
| JPS60116526U (en) | Digital device reset circuit | |
| JPS5879278U (en) | Data recording and playback device | |
| JPS60192039U (en) | data storage device | |
| JPS60172434U (en) | Malfunction prevention circuit at startup | |
| JPS5811332U (en) | Waveform shaping circuit | |
| JPS60132699U (en) | integrated circuit | |
| JPS6138571U (en) | Signal polarity discrimination circuit | |
| JPS60132667U (en) | Index signal recording device | |
| JPS613600U (en) | sample hold circuit | |
| JPS5866777U (en) | Detection circuit | |
| JPS586450U (en) | send timer | |
| JPS60175442U (en) | self-holding circuit | |
| JPS6040165U (en) | Synchronous separation circuit | |
| JPS6121980U (en) | Terminal level recording/playback detection device | |
| JPS59164382U (en) | control monitoring system | |
| JPS6051688U (en) | program recorder | |
| JPS5978513U (en) | Tape recorder muting circuit | |
| JPS5859267U (en) | Waveform monitoring device |