JPS6138187Y2 - - Google Patents
Info
- Publication number
- JPS6138187Y2 JPS6138187Y2 JP1981050392U JP5039281U JPS6138187Y2 JP S6138187 Y2 JPS6138187 Y2 JP S6138187Y2 JP 1981050392 U JP1981050392 U JP 1981050392U JP 5039281 U JP5039281 U JP 5039281U JP S6138187 Y2 JPS6138187 Y2 JP S6138187Y2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- nickel
- hard thin
- thickness
- noble metal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/013—Manufacture or treatment of die-attach connectors
- H10W72/01308—Manufacture or treatment of die-attach connectors using permanent auxiliary members, e.g. using alignment marks
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/073—Connecting or disconnecting of die-attach connectors
- H10W72/07311—Treating the bonding area before connecting, e.g. by applying flux or cleaning
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/531—Shapes of wire connectors
- H10W72/536—Shapes of wire connectors the connected ends being ball-shaped
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/531—Shapes of wire connectors
- H10W72/5363—Shapes of wire connectors the connected ends being wedge-shaped
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/851—Dispositions of multiple connectors or interconnections
- H10W72/874—On different surfaces
- H10W72/884—Die-attach connectors and bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL
Landscapes
- Parts Printed On Printed Circuit Boards (AREA)
- Manufacturing Of Printed Wiring (AREA)
- Wire Bonding (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1981050392U JPS6138187Y2 (enExample) | 1981-04-07 | 1981-04-07 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1981050392U JPS6138187Y2 (enExample) | 1981-04-07 | 1981-04-07 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57163742U JPS57163742U (enExample) | 1982-10-15 |
| JPS6138187Y2 true JPS6138187Y2 (enExample) | 1986-11-05 |
Family
ID=29847109
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1981050392U Expired JPS6138187Y2 (enExample) | 1981-04-07 | 1981-04-07 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6138187Y2 (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60172360U (ja) * | 1984-04-20 | 1985-11-15 | 株式会社精工舎 | プリント基板 |
-
1981
- 1981-04-07 JP JP1981050392U patent/JPS6138187Y2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS57163742U (enExample) | 1982-10-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6034422A (en) | Lead frame, method for partial noble plating of said lead frame and semiconductor device having said lead frame | |
| KR100381302B1 (ko) | 반도체 장치 및 그 제조방법 | |
| US4767049A (en) | Special surfaces for wire bonding | |
| JPH10287994A (ja) | ボンディング部のメッキ構造 | |
| JP2000269398A (ja) | 半導体デバイスのアルミニウム製リードフレームおよび製造方法 | |
| JP3276765B2 (ja) | チップ固定抵抗器の電極端子形成方法 | |
| JPS6138187Y2 (enExample) | ||
| JPH11121673A (ja) | リードフレーム | |
| JP2761262B2 (ja) | 厚膜印刷基板の製造方法 | |
| JPH06210794A (ja) | 金属膜付きポリイミドフィルム | |
| JPH04144190A (ja) | 配線基板およびその製造方法 | |
| JP2000164782A (ja) | 鉛を含まない錫ベース半田皮膜を有する半導体装置およびその製造方法 | |
| JP2801732B2 (ja) | 基板配線用クラッド材およびその製造方法 | |
| JP2596542B2 (ja) | リードフレームおよびそれを用いた半導体装置 | |
| JPH10242205A (ja) | ワイヤボンディング端子とその形成方法 | |
| JPH06260741A (ja) | 金属ベース回路基板の製造方法 | |
| JPH10284668A (ja) | 半導体装置用リードフレーム及びその表面処理方法並びにこのリードフレームを用いた半導体装置 | |
| JPH09331009A (ja) | リードフレームとリードフレーム部材、およびこれらを用いた樹脂封止型半導体装置 | |
| JP3311376B2 (ja) | バンプ形成方法 | |
| JPH02296336A (ja) | 半導体回路バンプの製造方法 | |
| JP3176713B2 (ja) | 多層プリント配線板用基板 | |
| JP3801334B2 (ja) | 半導体素子搭載用基板とその製造方法 | |
| JPH04174546A (ja) | 銅合金製半導体リードフレームの製造方法 | |
| JPH03155637A (ja) | 電極構造およびその製造方法 | |
| JPH02250364A (ja) | リードフレーム及びその製造方法 |