JPS6137084Y2 - - Google Patents

Info

Publication number
JPS6137084Y2
JPS6137084Y2 JP7339485U JP7339485U JPS6137084Y2 JP S6137084 Y2 JPS6137084 Y2 JP S6137084Y2 JP 7339485 U JP7339485 U JP 7339485U JP 7339485 U JP7339485 U JP 7339485U JP S6137084 Y2 JPS6137084 Y2 JP S6137084Y2
Authority
JP
Japan
Prior art keywords
processor
output
gate
flip
flop
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP7339485U
Other languages
English (en)
Japanese (ja)
Other versions
JPS6184954U (https=
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP7339485U priority Critical patent/JPS6137084Y2/ja
Publication of JPS6184954U publication Critical patent/JPS6184954U/ja
Application granted granted Critical
Publication of JPS6137084Y2 publication Critical patent/JPS6137084Y2/ja
Expired legal-status Critical Current

Links

Landscapes

  • Bus Control (AREA)
  • Multi Processors (AREA)
JP7339485U 1985-05-17 1985-05-17 Expired JPS6137084Y2 (https=)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7339485U JPS6137084Y2 (https=) 1985-05-17 1985-05-17

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7339485U JPS6137084Y2 (https=) 1985-05-17 1985-05-17

Publications (2)

Publication Number Publication Date
JPS6184954U JPS6184954U (https=) 1986-06-04
JPS6137084Y2 true JPS6137084Y2 (https=) 1986-10-27

Family

ID=30612716

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7339485U Expired JPS6137084Y2 (https=) 1985-05-17 1985-05-17

Country Status (1)

Country Link
JP (1) JPS6137084Y2 (https=)

Also Published As

Publication number Publication date
JPS6184954U (https=) 1986-06-04

Similar Documents

Publication Publication Date Title
US5119480A (en) Bus master interface circuit with transparent preemption of a data transfer operation
CA1193742A (en) Computer system comprising a data, address and control signal bus which comprises a left bus and a right bus
US4667310A (en) Large scale circuit device containing simultaneously accessible memory cells
JP2625141B2 (ja) デュアルポートｒａｍメモリ装置
JPS6137084Y2 (https=)
US4437158A (en) System bus protocol interface circuit
JP2891979B1 (ja) 部分書き換え可能なｐｌｄ
JPS63226735A (ja) レジスタ回路
JPS6024980B2 (ja) マイクロコンピユ−タ
JP2975638B2 (ja) 半導体集積回路
JPH0454522Y2 (https=)
JPS59161761A (ja) デ−タ処理装置における状態設定回路
JP3048762B2 (ja) 半導体集積回路装置
JPH0352160B2 (https=)
JP2560053B2 (ja) 裁定回路
JPH0624908Y2 (ja) デ−タ転送制御装置
JPS6298761A (ja) 半導体装置
KR920009437B1 (ko) 프로세서간 듀얼포트 통신회로
JPH0661076B2 (ja) デ−タ転送装置
JPS6149271A (ja) 半導体装置
JPH05298133A (ja) データ転送装置
JPS62196744A (ja) メモリ制御回路
JPS61260349A (ja) メモリ選択方式
JPH0756860A (ja) マルチｃｐｕシステム
JPS6127785B2 (https=)