JPS6131555B2 - - Google Patents
Info
- Publication number
- JPS6131555B2 JPS6131555B2 JP2127581A JP2127581A JPS6131555B2 JP S6131555 B2 JPS6131555 B2 JP S6131555B2 JP 2127581 A JP2127581 A JP 2127581A JP 2127581 A JP2127581 A JP 2127581A JP S6131555 B2 JPS6131555 B2 JP S6131555B2
- Authority
- JP
- Japan
- Prior art keywords
- sense
- sense circuit
- memory cell
- latch
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
Landscapes
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2127581A JPS57135494A (en) | 1981-02-16 | 1981-02-16 | Storage device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2127581A JPS57135494A (en) | 1981-02-16 | 1981-02-16 | Storage device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57135494A JPS57135494A (en) | 1982-08-21 |
| JPS6131555B2 true JPS6131555B2 (OSRAM) | 1986-07-21 |
Family
ID=12050565
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2127581A Granted JPS57135494A (en) | 1981-02-16 | 1981-02-16 | Storage device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57135494A (OSRAM) |
-
1981
- 1981-02-16 JP JP2127581A patent/JPS57135494A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS57135494A (en) | 1982-08-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4493116B2 (ja) | 読み取り/書き込みアドレスバスを有するランダムアクセスメモリ並びに同メモリへの書き込み及び同メモリからの読み取り方法 | |
| JPH0676566A (ja) | 半導体メモリ装置 | |
| US6094727A (en) | Method and apparatus for controlling the data rate of a clocking circuit | |
| EP0145488B1 (en) | Semiconductor memory device | |
| JPH09106681A (ja) | ビットラインの状態確認用トランジスタ回路 | |
| JP4456687B2 (ja) | ランダムアクセスメモリ並びに、同メモリへの書込み及び同メモリからの読出し方法 | |
| US6542569B2 (en) | Memory device command buffer apparatus and method and memory devices and computer systems using same | |
| JPH05325540A (ja) | 半導体記憶回路 | |
| JPH0642313B2 (ja) | 半導体メモリ | |
| JP2000339982A (ja) | 半導体記憶装置及びそれを用いたセンサ | |
| JPS6131555B2 (OSRAM) | ||
| KR100333642B1 (ko) | 반도체메모리장치의 고속동작을 위한 로컬데이터버스 프리차지방법 | |
| JPS6244352B2 (OSRAM) | ||
| JP3776295B2 (ja) | シリアルアクセスメモリおよびデータライト/リード方法 | |
| JP2001319479A (ja) | メモリ装置 | |
| JPH06215583A (ja) | 連想メモリ | |
| JP3305975B2 (ja) | アドレスカウンタ回路及び半導体メモリ装置 | |
| JPH0490190A (ja) | 半導体記憶装置 | |
| JP3459542B2 (ja) | シリアルデータ転送装置 | |
| JP2002008398A (ja) | シリアルアクセスメモリおよびデータライト/リード方法 | |
| JP2968636B2 (ja) | マイクロコンピュータ | |
| JPS581917Y2 (ja) | 複数記憶回路の位相同期回路 | |
| JPH02136921A (ja) | レジスタアクセス方式 | |
| JPH03214275A (ja) | 半導体集積回路 | |
| JPH11260067A (ja) | 半導体記憶装置 |