JPS61241952A - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS61241952A
JPS61241952A JP60082460A JP8246085A JPS61241952A JP S61241952 A JPS61241952 A JP S61241952A JP 60082460 A JP60082460 A JP 60082460A JP 8246085 A JP8246085 A JP 8246085A JP S61241952 A JPS61241952 A JP S61241952A
Authority
JP
Japan
Prior art keywords
lead
glass
package
semiconductor device
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP60082460A
Other languages
English (en)
Inventor
Shunji Koike
俊二 小池
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP60082460A priority Critical patent/JPS61241952A/ja
Publication of JPS61241952A publication Critical patent/JPS61241952A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/10Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49548Cross section geometry
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29144Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/325Material
    • H01L2224/32505Material outside the bonding interface, e.g. in the bulk of the layer connector
    • H01L2224/32506Material outside the bonding interface, e.g. in the bulk of the layer connector comprising an eutectic alloy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/83801Soldering or alloying
    • H01L2224/83805Soldering or alloying involving forming a eutectic alloy at the bonding interface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01322Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/15165Monolayer substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/15786Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787Ceramics, e.g. crystalline carbides, nitrides or oxides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16152Cap comprising a cavity for hosting the device, e.g. U-shaped cap

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 [技術分野] 本発明は、ガラス封止型半導体装置の気密封止に適用し
て有効な技術に関する。
[′i!景技術] ガラス封止型半導体装置は、セラミックからなるパッケ
ージ基板のベレット取付部にペレットを取付けた後、該
基板の周囲にリードフレームを低融点ガラスで接着固定
し、次いで前記ペレットのボンデングパッドとリード内
端部とをワイヤボンディングして電気的に接続し、さら
にパッケージ基板の周囲あ前記リードフレーム固定部の
上に重ねた低融点ガラスを介して、セラミックからなる
キャブを接着して内部を封止してなるものである。
その後外部リード部を成形して完成される。
前記の如くリードの一部は低融点ガラスに埋設されてい
る。ところが、前記リードはコバール、4270イ等の
金属材料で形成されているため前記ガラスとの接着性は
必ずしも十分でなく、そのためパッケージの気密封止が
保てず半導体装置の信顧性に問題があることが本発明者
により見い出された。
なお、ガラス封止型半導体装置については、1980年
1月15日、工業調査会発行、日本マイシロエレクトロ
ニクス協会編rIc化実装技術」P135〜P150に
記載されている。
[発明の目的] 本発明の目的は、ガラス封止型半導体装置のパッケージ
の気密封止強度を向上できる技術を提供することにある
本発明の前記ならびにその他の目的と新規な特徴は、本
明細書の記述および添付図面から明らかになるであろう
[発明の概要] 本願において開示される発明のうち代表的なものの概要
を簡単に説明すれば、次の通りである。
すなわち、ガラス封止型半導体装置について、少なくと
もガラス埋設部のリード表面に粗面部を形成することに
より、該リード部の表面積の拡大による接着力の増強お
よび粗面部とガラスとの機械的咬み合いの発生により、
パッケージの封止強度を向上させることができ、前記目
的が達成されるものである。
[実施例] 第1図は、本発明による一実施例である半導体本実施例
の半導体装置は、いわゆるガラス封止型半導体装置であ
り、セラミックからなるパッケージ基板1にベレット2
を金−シリコン共晶3で取付けた後、該基板1の周囲上
面にリードフレーム(図示せず。)のり一部4を低融点
ガラス5で固定し、次いで該リード4の内端部とベレッ
ト2のポンディングパッドとをワイヤ6を介してボンデ
ィングした後、同じくセラミックからなるキャップ7を
前記基板1の周囲上面に低融点ガラス5aで取付けるこ
とによりパッケージ内部を気密封止し、さらに外部リー
ドを切断、折り曲げしてなるものである。
本実施例の半導体装置においては、リード4のガラスに
よる埋設部より内側の上面の一部にアルミニウム層8が
被着されており、該リード4の表面はその内端部のアル
ミニウム層8を除き、例えば5〜100μm程度の表面
粗さとされている。
ここで、アルミニウム層8の内端部を平坦にしであるの
は、ワイヤボンディングを行い易くするためである。
このように、封止材である低融点ガラスに埋設されるリ
ード4の表面を粗面化することにより、表面積を拡大で
きるため物理的、化学的接着力を向上できると同時に、
リード表面とガラスとの咬み合いによる効果も加わるた
め、大巾に該パッケージの封止強度を向上させることが
できるものである。
なお、本実施例の半導体装置に適用できるリードフレー
ムは、次のようにして容易に形成できる。
すなわち、所定部にアルミニウムをクラッドしたフレー
ム材料からなる薄板を用意し、これを表面が粗面形成さ
れているロールで処理することにより、表裏全体が粗面
化された薄板を形成する。その後、通常のプレス加工を
行って所定の形状に打ち抜き、リード内端部のアルミニ
ウム層8のみをコイニングすることにより、該アルミニ
ウム層8を平坦に形成することができる。
〔効果〕
+11.ガラス封止型半導体装置について、少なくとも
ガラス埋設部のリード表面に粗面部を形成することによ
り、該リード部の表面積の拡大による接着の強度および
埋設部のリードとガラスとの機械的咬み合いによるパッ
ケージの封止強度を向上させることができるので、該パ
ッケージの気密性を大巾に向上させることができる。
(2)、前記(1)により、半導体装置の信鯨性を大巾
に向上させることができる。
以上本発明者によってなされた発明を実施例に基づき具
体的に説明したが、本発明は前記実施例に限定されるも
のではなく、その要旨を逸脱しない範囲で種々変更可能
であることはいうまでもない。
たとえば、実施例ではパッケージの外側の外部リードの
表面も粗面で形成されたものを示したが、これに限るも
のでなく、ガラスに埋設されるリード部のみに粗面部が
形成されているものであってもよいことはいうまでもな
い。
また、粗面部の形成方法もロールで処理するものに限る
ものでなく、プレス加工等の他の方法によってもよいこ
とはいうまでもない。
〔利用分野〕
以上の説明では主として本発明者によってなされた発明
をその背景となった利用分野である、いわゆるDIP型
の半導体装置に適用した場合について説明したが、それ
に限定されるものではなく、たとえば、ガラス封止型半
導体装置であればフラットパッケージ型等の種々の型式
の半導体装置に適用できる技術である。
【図面の簡単な説明】
第1図は、本発明による一実施例である半導体装置を示
す部分断面図である。 1・・・基板、2・・・ベレット、3・・・金−シリコ
ン共晶、4・・・リード、5,5a・・・低融点ガラス
、6・・・ワイヤ、7・・・キャップ、8・・・アルミ
ニウム層。

Claims (1)

  1. 【特許請求の範囲】 1、ガラス封止型半導体装置であって、リードの少なく
    とも埋設部に粗面部が形成されてなる半導体装置。 2、粗面部の表面粗さが5〜100μmであることを特
    徴とする特許請求の範囲第1項記載の半導体装置。 3、埋設部以内のリードの少なくとも一部にアルミニウ
    ム層が被着されていることを特徴とする特許請求の範囲
    第1項記載の半導体装置。 4、アルミニウム層の表面は、少なくともその一部が平
    坦に形成されていることを特徴とする特許請求の範囲第
    3項記載の半導体装置。
JP60082460A 1985-04-19 1985-04-19 半導体装置 Pending JPS61241952A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60082460A JPS61241952A (ja) 1985-04-19 1985-04-19 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60082460A JPS61241952A (ja) 1985-04-19 1985-04-19 半導体装置

Publications (1)

Publication Number Publication Date
JPS61241952A true JPS61241952A (ja) 1986-10-28

Family

ID=13775118

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60082460A Pending JPS61241952A (ja) 1985-04-19 1985-04-19 半導体装置

Country Status (1)

Country Link
JP (1) JPS61241952A (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01239875A (ja) * 1988-03-18 1989-09-25 Sumitomo Electric Ind Ltd 気密端子用リード線の製造方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01239875A (ja) * 1988-03-18 1989-09-25 Sumitomo Electric Ind Ltd 気密端子用リード線の製造方法

Similar Documents

Publication Publication Date Title
JP3012816B2 (ja) 樹脂封止型半導体装置およびその製造方法
US5072280A (en) Resin sealed semiconductor device
JPH0778929A (ja) アルミニウム・クラッド・リードフレーム,その作成方法および同リードフレームを利用する半導体デバイス
JPS61241952A (ja) 半導体装置
JPH02125454A (ja) 樹脂封止型半導体装置
JPS611042A (ja) 半導体装置
JPH04352131A (ja) 平板型表示装置
JP2788011B2 (ja) 半導体集積回路装置
JPS6060742A (ja) リ−ドフレ−ム
JP2589520B2 (ja) 樹脂封止型半導体装置の製造方法
JPH0567069B2 (ja)
JPS5826176B2 (ja) 樹脂封止型半導体装置
JPH0366152A (ja) 半導体集積回路モジュール
KR970024033A (ko) 투명창을 구비한 반도체 패키지 및 그 제조방법
JPS6226847A (ja) 気密封止形半導体装置
JPH0498861A (ja) 樹脂封止型半導体装置
JPH01130547A (ja) 半導体装置の製造方法
JP2000162076A (ja) 半導体圧力センサ
JPS63114242A (ja) 半導体装置
JPS623898Y2 (ja)
JPH05235185A (ja) Icパッケージ
JPH06349962A (ja) 半導体装置の製造方法
JPH01201947A (ja) 半導体装置
JPH01225344A (ja) 樹脂封止型半導体装置
JPH02114552A (ja) 半導体装置