JPS61234377A - アナログlsi試験装置 - Google Patents
アナログlsi試験装置Info
- Publication number
- JPS61234377A JPS61234377A JP60075957A JP7595785A JPS61234377A JP S61234377 A JPS61234377 A JP S61234377A JP 60075957 A JP60075957 A JP 60075957A JP 7595785 A JP7595785 A JP 7595785A JP S61234377 A JPS61234377 A JP S61234377A
- Authority
- JP
- Japan
- Prior art keywords
- clock
- data
- latch
- delay
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
- G01R31/31908—Tester set-up, e.g. configuring the tester to the device under test [DUT], down loading test patterns
- G01R31/3191—Calibration
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60075957A JPS61234377A (ja) | 1985-04-10 | 1985-04-10 | アナログlsi試験装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60075957A JPS61234377A (ja) | 1985-04-10 | 1985-04-10 | アナログlsi試験装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61234377A true JPS61234377A (ja) | 1986-10-18 |
| JPH0585875B2 JPH0585875B2 (enExample) | 1993-12-09 |
Family
ID=13591213
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60075957A Granted JPS61234377A (ja) | 1985-04-10 | 1985-04-10 | アナログlsi試験装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61234377A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0458168A (ja) * | 1990-06-27 | 1992-02-25 | Fujitsu Ltd | 回路模擬試験装置及び該装置における半導体集積回路の試験方法 |
-
1985
- 1985-04-10 JP JP60075957A patent/JPS61234377A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0458168A (ja) * | 1990-06-27 | 1992-02-25 | Fujitsu Ltd | 回路模擬試験装置及び該装置における半導体集積回路の試験方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0585875B2 (enExample) | 1993-12-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2003149304A (ja) | 試験装置 | |
| JP2003505697A (ja) | 高精度マルチモデル半導体検査のための低コストタイミングシステム | |
| US7015685B2 (en) | Semiconductor tester | |
| JP2005190482A (ja) | 任意周波数制御クロックを有するdds回路 | |
| JPWO2007138814A1 (ja) | 試験装置および試験モジュール | |
| JP3163128B2 (ja) | 電子部品等試験装置および電子部品等試験方法 | |
| US4837521A (en) | Delay line control system for automatic test equipment | |
| JPH08146099A (ja) | 半導体ic試験装置のタイミングエッジ生成回路 | |
| JPH0862302A (ja) | サイクル遅延用パターン発生器 | |
| EP1653239B1 (en) | Test apparatus with waveform formatter | |
| JPS61234377A (ja) | アナログlsi試験装置 | |
| JP3134409B2 (ja) | Lsiテスタ | |
| JPH1194905A (ja) | 半導体試験装置 | |
| JPH06265597A (ja) | 半導体集積回路の試験装置 | |
| JPH0627195A (ja) | Lsi試験装置 | |
| JP2719685B2 (ja) | パターン発生装置 | |
| JP2000149593A (ja) | Ic試験装置 | |
| JP2833695B2 (ja) | Ic試験装置 | |
| JP4192336B2 (ja) | パターン発生回路 | |
| JPH0675015A (ja) | パターン信号発生器に同期したac測定電圧印加回路 | |
| JPH0774818B2 (ja) | テスターのタイミング信号発生回路 | |
| JP2546066Y2 (ja) | 波形発生装置 | |
| JPH10239395A (ja) | 半導体試験装置 | |
| JP2000137997A (ja) | 半導体試験装置のフェイルデータメモリ回路 | |
| JP2001215260A (ja) | 集積回路テスターおよび集積回路試験方法 |