JPS6122816B2 - - Google Patents
Info
- Publication number
- JPS6122816B2 JPS6122816B2 JP3557579A JP3557579A JPS6122816B2 JP S6122816 B2 JPS6122816 B2 JP S6122816B2 JP 3557579 A JP3557579 A JP 3557579A JP 3557579 A JP3557579 A JP 3557579A JP S6122816 B2 JPS6122816 B2 JP S6122816B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- microprogram
- register
- signal
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3557579A JPS55129837A (en) | 1979-03-28 | 1979-03-28 | Microprogram address control unit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3557579A JPS55129837A (en) | 1979-03-28 | 1979-03-28 | Microprogram address control unit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS55129837A JPS55129837A (en) | 1980-10-08 |
JPS6122816B2 true JPS6122816B2 (en, 2012) | 1986-06-03 |
Family
ID=12445551
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3557579A Granted JPS55129837A (en) | 1979-03-28 | 1979-03-28 | Microprogram address control unit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55129837A (en, 2012) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3279905D1 (en) * | 1981-04-13 | 1989-09-28 | Texas Instruments Inc | Microcomputer system |
JPS57203141A (en) * | 1981-06-10 | 1982-12-13 | Hitachi Ltd | Method and device for controlling microprogram |
JPS61101837A (ja) * | 1984-10-24 | 1986-05-20 | Nippon Telegr & Teleph Corp <Ntt> | 演算器 |
-
1979
- 1979-03-28 JP JP3557579A patent/JPS55129837A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS55129837A (en) | 1980-10-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4118773A (en) | Microprogram memory bank addressing system | |
US4901235A (en) | Data processing system having unique multilevel microcode architecture | |
JPH0827716B2 (ja) | データ処理装置及びデータ処理方法 | |
US4691278A (en) | Data processor executing microprograms according to a plurality of system architectures | |
US4446517A (en) | Microprogram memory with page addressing and address decode in memory | |
JPH0346850B2 (en, 2012) | ||
KR940005202B1 (ko) | 비트 순서 전환 장치 | |
US4285039A (en) | Memory array selection mechanism | |
US4290104A (en) | Computer system having a paging apparatus for mapping virtual addresses to real addresses for a memory of a multiline communications controller | |
GB1453723A (en) | Computer memories | |
US4126896A (en) | Microprogrammed large-scale integration (LSI) microprocessor | |
JPS6122816B2 (en, 2012) | ||
IE56443B1 (en) | Microprogram control | |
JPS6158042A (ja) | マイクロプログラム制御方式 | |
JPS6346855B2 (en, 2012) | ||
JPS586970B2 (ja) | Romアドレスのシ−ケンス制御方式 | |
KR950006585B1 (ko) | 마이크로프로그램 제어장치 및 그 제어방법 | |
JPS60225253A (ja) | 情報処理装置 | |
JPH0683765A (ja) | マイクロコンピュータ | |
JPS63174127A (ja) | ワンチツプ・マイクロプロセツサ | |
JPS592938B2 (ja) | メモリ ワ−クスペ−ス アンドレツシングホウホウオヨビソウチ | |
JPH0337215B2 (en, 2012) | ||
JPS6136657B2 (en, 2012) | ||
JPS59186048A (ja) | マイクロプログラム制御方式 | |
JPS58221444A (ja) | マイクロプログラム制御装置 |