JPS6122470B2 - - Google Patents

Info

Publication number
JPS6122470B2
JPS6122470B2 JP52105596A JP10559677A JPS6122470B2 JP S6122470 B2 JPS6122470 B2 JP S6122470B2 JP 52105596 A JP52105596 A JP 52105596A JP 10559677 A JP10559677 A JP 10559677A JP S6122470 B2 JPS6122470 B2 JP S6122470B2
Authority
JP
Japan
Prior art keywords
rom
ion implantation
region
check
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP52105596A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5438764A (en
Inventor
Kenji Tokuyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP10559677A priority Critical patent/JPS5438764A/ja
Publication of JPS5438764A publication Critical patent/JPS5438764A/ja
Publication of JPS6122470B2 publication Critical patent/JPS6122470B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Semiconductor Memories (AREA)
JP10559677A 1977-09-01 1977-09-01 Semiconductor device Granted JPS5438764A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10559677A JPS5438764A (en) 1977-09-01 1977-09-01 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10559677A JPS5438764A (en) 1977-09-01 1977-09-01 Semiconductor device

Publications (2)

Publication Number Publication Date
JPS5438764A JPS5438764A (en) 1979-03-23
JPS6122470B2 true JPS6122470B2 (enExample) 1986-05-31

Family

ID=14411871

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10559677A Granted JPS5438764A (en) 1977-09-01 1977-09-01 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS5438764A (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5676565A (en) * 1979-11-28 1981-06-24 Nec Corp Integrated circuit
JPS5771568A (en) * 1980-10-22 1982-05-04 Fujitsu Ltd Marking method of bubble meory wafer
JPS59127859A (ja) * 1983-01-12 1984-07-23 Sanyo Electric Co Ltd Rom半導体装置の製造方法

Also Published As

Publication number Publication date
JPS5438764A (en) 1979-03-23

Similar Documents

Publication Publication Date Title
US4080718A (en) Method of modifying electrical characteristics of MOS devices using ion implantation
US5793086A (en) NOR-type ROM with LDD cells and process of fabrication
KR930007195B1 (ko) 반도체 장치와 그 제조 방법
JPH07120715B2 (ja) Romのプログラミング方法
US4326213A (en) Semiconductor device and process for producing the same
US5470774A (en) Fabrication method of a read-only semiconductor memory device
US20020182793A1 (en) Transistors having selectively doped channel regions
EP0055564B1 (en) Read only semiconductor memory device and method of making it
US4600933A (en) Semiconductor integrated circuit structure with selectively modified insulation layer
US5091329A (en) Method for programming mos and cmos rom memories
EP1225626B1 (en) Semiconductor integrated circuit device and manufacture method therefor
JPS6122470B2 (enExample)
KR100262457B1 (ko) 반도체 장치의 오픈 드레인 입출력단 구조 및 그 제조방법
US4372031A (en) Method of making high density memory cells with improved metal-to-silicon contacts
US6144078A (en) Methods for programming read-only memory cells and associated memories
JP3261302B2 (ja) 半導体メモリ装置及びその製造方法
US5372961A (en) Method for manufacturing a semiconductor integrated circuit device
JPS62140459A (ja) 読出専用メモリをイオン注入法を用いてプログラムする方法およびそれにより得られたnmos読出専用メモリ
JPS62265765A (ja) 半導体装置の製造方法
KR100602128B1 (ko) 고전압 트랜지스터의 제조 방법
JP3253712B2 (ja) 半導体装置の製造方法
JPS6251248A (ja) 半導体装置の製造方法
JPS616856A (ja) 読み出し専用半導体記憶装置
JPH0714013B2 (ja) 半導体装置
US7023060B1 (en) Methods for programming read-only memory cells and associated memories