JPS61218246A - 多重伝送装置 - Google Patents
多重伝送装置Info
- Publication number
- JPS61218246A JPS61218246A JP60058271A JP5827185A JPS61218246A JP S61218246 A JPS61218246 A JP S61218246A JP 60058271 A JP60058271 A JP 60058271A JP 5827185 A JP5827185 A JP 5827185A JP S61218246 A JPS61218246 A JP S61218246A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- code
- data
- circuit
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Small-Scale Networks (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60058271A JPS61218246A (ja) | 1985-03-25 | 1985-03-25 | 多重伝送装置 |
US06/836,622 US4712211A (en) | 1985-03-25 | 1986-03-05 | Network system utilizing an intermediate synchronizations signal and predetermined code string patterns |
DE8686104077T DE3687800T2 (de) | 1985-03-25 | 1986-03-25 | Netzwerksystem. |
EP86104077A EP0196060B1 (en) | 1985-03-25 | 1986-03-25 | Network system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60058271A JPS61218246A (ja) | 1985-03-25 | 1985-03-25 | 多重伝送装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61218246A true JPS61218246A (ja) | 1986-09-27 |
JPH0355063B2 JPH0355063B2 (enrdf_load_stackoverflow) | 1991-08-22 |
Family
ID=13079514
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60058271A Granted JPS61218246A (ja) | 1985-03-25 | 1985-03-25 | 多重伝送装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61218246A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7221198B2 (en) | 2003-09-19 | 2007-05-22 | Sanyo Electric Co., Ltd. | Interface circuit and a clock output method therefor |
-
1985
- 1985-03-25 JP JP60058271A patent/JPS61218246A/ja active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7221198B2 (en) | 2003-09-19 | 2007-05-22 | Sanyo Electric Co., Ltd. | Interface circuit and a clock output method therefor |
US7724060B2 (en) | 2003-09-19 | 2010-05-25 | Sanyo Electric Co., Ltd. | Interface circuit and a clock output method therefor |
Also Published As
Publication number | Publication date |
---|---|
JPH0355063B2 (enrdf_load_stackoverflow) | 1991-08-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5361290A (en) | Clock generating circuit for use in single chip microcomputer | |
US4189713A (en) | Remote control systems | |
JPH0124385B2 (enrdf_load_stackoverflow) | ||
JPS61218246A (ja) | 多重伝送装置 | |
KR960006466B1 (ko) | 전송시스템의 데이타 리타이밍회로 | |
JPS61218245A (ja) | 多重伝送装置 | |
JPH0219667B2 (enrdf_load_stackoverflow) | ||
JPS63209325A (ja) | nビツトmビツト符号変換制御方式 | |
JP2958220B2 (ja) | 位相信号変換方法及び位相信号変換器 | |
KR940006655Y1 (ko) | 클럭선택 회로 | |
SU1615769A1 (ru) | Устройство дл приема информации | |
JPS5848874A (ja) | 集積回路 | |
EP0294614B1 (en) | m bit to n bit code converting circuit | |
SU1509897A1 (ru) | Сигнатурный анализатор | |
KR100213256B1 (ko) | 5비트와 16비트 순환 리던던시 체크 회로 | |
JPS59152761A (ja) | デジタルfsk変調回路 | |
SU1403371A1 (ru) | Преобразователь перемещени в код | |
JPS6210941A (ja) | シリアルデ−タ伝送装置 | |
JPH0316054B2 (enrdf_load_stackoverflow) | ||
SU1510096A1 (ru) | Кодирующее устройство системы передачи цифровой информации | |
KR910009093B1 (ko) | 부호화 마크 반전 코딩회로 | |
KR950002305B1 (ko) | 수신데이타에 의한 동기클록발생회로 | |
SU1356254A1 (ru) | Демодул тор фазоманипулированных сигналов | |
JPS601983B2 (ja) | 分周回路 | |
KR950001927B1 (ko) | 디지탈 데이타 동기 신호 검출회로 |