JPS61194695A - ワ−ド線クランプ回路 - Google Patents
ワ−ド線クランプ回路Info
- Publication number
- JPS61194695A JPS61194695A JP60034164A JP3416485A JPS61194695A JP S61194695 A JPS61194695 A JP S61194695A JP 60034164 A JP60034164 A JP 60034164A JP 3416485 A JP3416485 A JP 3416485A JP S61194695 A JPS61194695 A JP S61194695A
- Authority
- JP
- Japan
- Prior art keywords
- word line
- mos transistor
- transistor
- circuit
- drain
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Dram (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60034164A JPS61194695A (ja) | 1985-02-22 | 1985-02-22 | ワ−ド線クランプ回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60034164A JPS61194695A (ja) | 1985-02-22 | 1985-02-22 | ワ−ド線クランプ回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61194695A true JPS61194695A (ja) | 1986-08-29 |
| JPH0334151B2 JPH0334151B2 (enExample) | 1991-05-21 |
Family
ID=12406567
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60034164A Granted JPS61194695A (ja) | 1985-02-22 | 1985-02-22 | ワ−ド線クランプ回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61194695A (enExample) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62103897A (ja) * | 1985-07-01 | 1987-05-14 | Nec Corp | メモリ回路 |
| US5113374A (en) * | 1989-08-30 | 1992-05-12 | Nec Corporation | Mos type semiconductor memory device having a word line resetting circuit |
| US5363331A (en) * | 1991-12-24 | 1994-11-08 | Oki Electric Industry Co., Ltd. | Semiconductor memory with column line control circuits for protection against broken column lines |
| JPH07130173A (ja) * | 1993-11-04 | 1995-05-19 | Nec Corp | 半導体メモリ装置 |
| JP2001167577A (ja) * | 1999-10-29 | 2001-06-22 | Infineon Technologies Ag | 集積メモリ |
| US6542427B2 (en) * | 2001-03-08 | 2003-04-01 | Micron Technology, Inc. | Power validation for memory devices on power up |
-
1985
- 1985-02-22 JP JP60034164A patent/JPS61194695A/ja active Granted
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62103897A (ja) * | 1985-07-01 | 1987-05-14 | Nec Corp | メモリ回路 |
| US5113374A (en) * | 1989-08-30 | 1992-05-12 | Nec Corporation | Mos type semiconductor memory device having a word line resetting circuit |
| US5363331A (en) * | 1991-12-24 | 1994-11-08 | Oki Electric Industry Co., Ltd. | Semiconductor memory with column line control circuits for protection against broken column lines |
| JPH07130173A (ja) * | 1993-11-04 | 1995-05-19 | Nec Corp | 半導体メモリ装置 |
| JP2001167577A (ja) * | 1999-10-29 | 2001-06-22 | Infineon Technologies Ag | 集積メモリ |
| US6542427B2 (en) * | 2001-03-08 | 2003-04-01 | Micron Technology, Inc. | Power validation for memory devices on power up |
| US6731562B2 (en) | 2001-03-08 | 2004-05-04 | Micron Technology, Inc. | Power validation for memory devices on power up |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0334151B2 (enExample) | 1991-05-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| AU625691B2 (en) | Wordline voltage boosting circuits for complementary mosfet dynamic memories | |
| JPH10135424A5 (enExample) | ||
| EP0199176A2 (en) | Boost word-line clock and decoder-driver circuits in semi-conductor memories | |
| JPH0520840B2 (enExample) | ||
| JPS61194695A (ja) | ワ−ド線クランプ回路 | |
| JP3392497B2 (ja) | テスト電位転送回路およびこれを用いた半導体記憶装置 | |
| JPH0520837B2 (enExample) | ||
| JPH0470716B2 (enExample) | ||
| JPS6376192A (ja) | 半導体記憶装置 | |
| JPS6045499B2 (ja) | 半導体記憶装置 | |
| JP2527050B2 (ja) | 半導体メモリ用センスアンプ回路 | |
| KR970012756A (ko) | Nmos 트랜지스터들로 구성된 분할 디코더 회로를 포함하는 반도체 메모리 소자 | |
| JPS6019600B2 (ja) | 半導体メモリ− | |
| JPS63122092A (ja) | 半導体記憶装置 | |
| JPS6052997A (ja) | 半導体記憶装置 | |
| JP2908776B2 (ja) | メモリ装置用ライトリカバリ保障回路及び動作信号制御方法 | |
| JPS61230698A (ja) | ランダムアクセス半導体メモリセル | |
| JPS6180592A (ja) | 半導体記憶装置 | |
| JP2644115B2 (ja) | 半導体装置 | |
| JPS60223218A (ja) | ダイナミツクバス回路 | |
| WO2007044226A1 (en) | Decoder for memory device with loading capacitor | |
| KR950002017B1 (ko) | 센스증폭기의 전류감소회로 | |
| JPS61224197A (ja) | 半導体記憶装置 | |
| JPS63179496A (ja) | ワ−ドリセツタ−回路 | |
| JPS629587A (ja) | ワ−ド線駆動回路 |