JPS6119048B2 - - Google Patents
Info
- Publication number
- JPS6119048B2 JPS6119048B2 JP55182742A JP18274280A JPS6119048B2 JP S6119048 B2 JPS6119048 B2 JP S6119048B2 JP 55182742 A JP55182742 A JP 55182742A JP 18274280 A JP18274280 A JP 18274280A JP S6119048 B2 JPS6119048 B2 JP S6119048B2
- Authority
- JP
- Japan
- Prior art keywords
- register
- address
- general
- stored
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000003672 processing method Methods 0.000 claims 1
- 101000932846 Rattus norvegicus Voltage-dependent L-type calcium channel subunit alpha-1S Proteins 0.000 description 11
- 101000832455 Pimpla hypochondriaca Small venom protein 1 Proteins 0.000 description 5
- 238000007796 conventional method Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 238000004904 shortening Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/461—Saving or restoring of program or task context
- G06F9/462—Saving or restoring of program or task context with multiple register sets
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55182742A JPS57106963A (en) | 1980-12-25 | 1980-12-25 | Data processing system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55182742A JPS57106963A (en) | 1980-12-25 | 1980-12-25 | Data processing system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57106963A JPS57106963A (en) | 1982-07-03 |
JPS6119048B2 true JPS6119048B2 (ru) | 1986-05-15 |
Family
ID=16123634
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55182742A Granted JPS57106963A (en) | 1980-12-25 | 1980-12-25 | Data processing system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57106963A (ru) |
-
1980
- 1980-12-25 JP JP55182742A patent/JPS57106963A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS57106963A (en) | 1982-07-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2539199B2 (ja) | デジタルプロセッサ制御装置 | |
US4924382A (en) | Debugging microprocessor capable of switching between emulation and monitor without accessing stack area | |
US4520441A (en) | Data processing system | |
JPH0430053B2 (ru) | ||
JP2730896B2 (ja) | データ処理装置 | |
JP3707581B2 (ja) | 自己整合スタック・ポインタを有するデータ処理システムおよびその方法 | |
EP0348053B1 (en) | Controlling the initiation of logical systems in a data processing system with logical processor facility | |
JPH0766365B2 (ja) | コ・プロセツサ制御方式 | |
US4124892A (en) | Data processing systems | |
JPS6119048B2 (ru) | ||
JPS601655B2 (ja) | デ−タプリフェツチ方式 | |
JP2535086B2 (ja) | リング削減ロジック装置 | |
JPH0133856B2 (ru) | ||
JPS6041779B2 (ja) | 入出力プログラム制御装置 | |
JPS59172044A (ja) | 命令制御方式 | |
JPS62125437A (ja) | 付加プロセツサの制御方法 | |
JPS61133440A (ja) | デ−タ処理装置 | |
JPS5955546A (ja) | フア−ムウエア処理装置 | |
JP2743947B2 (ja) | マイクロプログラム制御方式 | |
JPH0471219B2 (ru) | ||
JPH0635716A (ja) | マイクロプロセッサ | |
JPS6149695B2 (ru) | ||
JPS63157235A (ja) | コンピユータ・システムの制御装置 | |
JPH0150936B2 (ru) | ||
JPS61112240A (ja) | デ−タ処理装置 |