JPS61170859A - 計算機結合方式 - Google Patents
計算機結合方式Info
- Publication number
- JPS61170859A JPS61170859A JP60010934A JP1093485A JPS61170859A JP S61170859 A JPS61170859 A JP S61170859A JP 60010934 A JP60010934 A JP 60010934A JP 1093485 A JP1093485 A JP 1093485A JP S61170859 A JPS61170859 A JP S61170859A
- Authority
- JP
- Japan
- Prior art keywords
- data
- computers
- transmission
- signal line
- computer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Hardware Redundancy (AREA)
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60010934A JPS61170859A (ja) | 1985-01-25 | 1985-01-25 | 計算機結合方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60010934A JPS61170859A (ja) | 1985-01-25 | 1985-01-25 | 計算機結合方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61170859A true JPS61170859A (ja) | 1986-08-01 |
| JPH0416816B2 JPH0416816B2 (enExample) | 1992-03-25 |
Family
ID=11764054
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60010934A Granted JPS61170859A (ja) | 1985-01-25 | 1985-01-25 | 計算機結合方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61170859A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03166585A (ja) * | 1989-11-27 | 1991-07-18 | Nec Corp | ネットワーク型教育システム |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS55105735A (en) * | 1979-02-07 | 1980-08-13 | Toshiba Corp | Communication control unit |
| JPS56143069A (en) * | 1980-04-09 | 1981-11-07 | Nec Corp | Bus coupling system |
-
1985
- 1985-01-25 JP JP60010934A patent/JPS61170859A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS55105735A (en) * | 1979-02-07 | 1980-08-13 | Toshiba Corp | Communication control unit |
| JPS56143069A (en) * | 1980-04-09 | 1981-11-07 | Nec Corp | Bus coupling system |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03166585A (ja) * | 1989-11-27 | 1991-07-18 | Nec Corp | ネットワーク型教育システム |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0416816B2 (enExample) | 1992-03-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3940743A (en) | Interconnecting unit for independently operable data processing systems | |
| US5765036A (en) | Shared memory device with arbitration to allow uninterrupted access to memory | |
| US4692862A (en) | Rapid message transmission system between computers and method | |
| US3546680A (en) | Parallel storage control system | |
| US5408612A (en) | Microprocessor system for selectively accessing a processor internal register when the processor has control of the bus and partial address identifying the register | |
| JPS61170859A (ja) | 計算機結合方式 | |
| US4493030A (en) | Plural data processor groups controlling a telecommunications exchange | |
| JPS59165287A (ja) | 情報処理システム | |
| GB2099619A (en) | Data processing arrangements | |
| JP2705955B2 (ja) | 並列情報処理装置 | |
| JPH0324698B2 (enExample) | ||
| JPH0750466B2 (ja) | 並列計算機キャッシュ・メモリ制御方式 | |
| JPS638500B2 (enExample) | ||
| JPS6029139B2 (ja) | 処理装置間結合方式 | |
| JPS62182953A (ja) | メモリアクセス制御方式 | |
| KR100251849B1 (ko) | 다중화 기능을 갖는 입/출력 제어 보드 | |
| JPS63305451A (ja) | 記憶システム | |
| JP2841432B2 (ja) | データ転送装置 | |
| JPS6337418B2 (enExample) | ||
| JPS61234447A (ja) | バス獲得制御装置 | |
| JPH02136954A (ja) | 分散型計算機システム | |
| JPS604498B2 (ja) | 電子計算機とダイレクト・メモリ・アクセス装置の結合方法 | |
| JPS593776B2 (ja) | マルチマイクロプロセツサ・システムにおける交信方法 | |
| JPS63305447A (ja) | メモリアクセス制御回路 | |
| JPS5816213B2 (ja) | 共有メモリアクセス装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |