JPS61170830A - レジスタ参照方法 - Google Patents

レジスタ参照方法

Info

Publication number
JPS61170830A
JPS61170830A JP60012158A JP1215885A JPS61170830A JP S61170830 A JPS61170830 A JP S61170830A JP 60012158 A JP60012158 A JP 60012158A JP 1215885 A JP1215885 A JP 1215885A JP S61170830 A JPS61170830 A JP S61170830A
Authority
JP
Japan
Prior art keywords
register
instruction
cpu
address
stage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60012158A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0419575B2 (enExample
Inventor
Aiichiro Inoue
愛一郎 井上
Yuji Oinaga
勇次 追永
Katsumi Onishi
克己 大西
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP60012158A priority Critical patent/JPS61170830A/ja
Publication of JPS61170830A publication Critical patent/JPS61170830A/ja
Publication of JPH0419575B2 publication Critical patent/JPH0419575B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G06F9/3826—Bypassing or forwarding of data results, e.g. locally between pipeline stages or within a pipeline stage

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Advance Control (AREA)
  • Complex Calculations (AREA)
JP60012158A 1985-01-25 1985-01-25 レジスタ参照方法 Granted JPS61170830A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60012158A JPS61170830A (ja) 1985-01-25 1985-01-25 レジスタ参照方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60012158A JPS61170830A (ja) 1985-01-25 1985-01-25 レジスタ参照方法

Publications (2)

Publication Number Publication Date
JPS61170830A true JPS61170830A (ja) 1986-08-01
JPH0419575B2 JPH0419575B2 (enExample) 1992-03-30

Family

ID=11797647

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60012158A Granted JPS61170830A (ja) 1985-01-25 1985-01-25 レジスタ参照方法

Country Status (1)

Country Link
JP (1) JPS61170830A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01206462A (ja) * 1988-02-15 1989-08-18 Agency Of Ind Science & Technol ベクトル計算機

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57105070A (en) * 1980-12-23 1982-06-30 Fujitsu Ltd Control system of register interference
JPS59154548A (ja) * 1983-02-22 1984-09-03 Hitachi Ltd 記憶制御方式

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57105070A (en) * 1980-12-23 1982-06-30 Fujitsu Ltd Control system of register interference
JPS59154548A (ja) * 1983-02-22 1984-09-03 Hitachi Ltd 記憶制御方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01206462A (ja) * 1988-02-15 1989-08-18 Agency Of Ind Science & Technol ベクトル計算機

Also Published As

Publication number Publication date
JPH0419575B2 (enExample) 1992-03-30

Similar Documents

Publication Publication Date Title
JPH04245540A (ja) 条件付き分岐を有するプログラムの効率的実行をするためのコンピュータシステム
JPH0553803A (ja) プロセツサ
JP2620511B2 (ja) データ・プロセッサ
US6862676B1 (en) Superscalar processor having content addressable memory structures for determining dependencies
JPH0673105B2 (ja) 命令パイプライン方式のマイクロプロセッサ
US5291615A (en) Instruction pipeline microprocessor
JPH02304650A (ja) パイプライン方式のマイクロプロセッサ
US5197133A (en) Control store addressing from multiple sources
JPS61170830A (ja) レジスタ参照方法
EP0177712B1 (en) Masked data fetch and modifying device
JPS61224051A (ja) バッファメモリ制御方法
JP3954159B2 (ja) 同期式ｒａｍのアクセス制御回路、データ処理プロセッサ及びその制御方法
JPH10116191A (ja) 圧縮命令用バッファを備えたプロセッサ
JPS61118855A (ja) バツフアメモリ制御方式
JP2576589B2 (ja) 仮想記憶アクセス制御方式
JPH07219771A (ja) 命令プロセッサ
JPH0385636A (ja) 命令先行制御装置
JPH02254541A (ja) 条件分岐命令の制御方式
JPH0546389A (ja) 並列処理装置
JPS635433A (ja) ブランチ制御方式
JPS61194566A (ja) ベクトルデ−タ参照制御方式
JPH03119424A (ja) 情報処理方式及び装置
JPH04174041A (ja) データアクセス制御方式
JPS6180334A (ja) 電子計算機
JPS61170829A (ja) レジスタ書き込み制御方法