JPS6117031B2 - - Google Patents

Info

Publication number
JPS6117031B2
JPS6117031B2 JP5042482A JP5042482A JPS6117031B2 JP S6117031 B2 JPS6117031 B2 JP S6117031B2 JP 5042482 A JP5042482 A JP 5042482A JP 5042482 A JP5042482 A JP 5042482A JP S6117031 B2 JPS6117031 B2 JP S6117031B2
Authority
JP
Japan
Prior art keywords
unit
clock
interface
signal
section
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP5042482A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58169609A (ja
Inventor
Yoshifumi Ojiro
Takao Kato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP5042482A priority Critical patent/JPS58169609A/ja
Publication of JPS58169609A publication Critical patent/JPS58169609A/ja
Publication of JPS6117031B2 publication Critical patent/JPS6117031B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/14—Time supervision arrangements, e.g. real time clock

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
JP5042482A 1982-03-29 1982-03-29 クロツク同期制御方式 Granted JPS58169609A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5042482A JPS58169609A (ja) 1982-03-29 1982-03-29 クロツク同期制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5042482A JPS58169609A (ja) 1982-03-29 1982-03-29 クロツク同期制御方式

Publications (2)

Publication Number Publication Date
JPS58169609A JPS58169609A (ja) 1983-10-06
JPS6117031B2 true JPS6117031B2 (enrdf_load_stackoverflow) 1986-05-06

Family

ID=12858479

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5042482A Granted JPS58169609A (ja) 1982-03-29 1982-03-29 クロツク同期制御方式

Country Status (1)

Country Link
JP (1) JPS58169609A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63307087A (ja) * 1987-01-13 1988-12-14 Shigenobu Furukawa 多目的コンテナ

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63307087A (ja) * 1987-01-13 1988-12-14 Shigenobu Furukawa 多目的コンテナ

Also Published As

Publication number Publication date
JPS58169609A (ja) 1983-10-06

Similar Documents

Publication Publication Date Title
JP3209776B2 (ja) エミュレーション装置とそれに使用するマイクロコントローラ
EP0666541B1 (en) Apparatus and method for operating chips synchronously at speeds exceeding the bus speed
EP0135879B1 (en) Interface circuit and method for connecting a memory controller with a synchronous or an asynchronous bus system
US4200936A (en) Asynchronous bidirectional direct serial interface linking a programmable machine function controller and a numerical control
JPH0619756B2 (ja) 非同期装置間で通信を行なうための効率的なプロトコル
EP0379772B1 (en) Programmable data transfer timing
JPS6117031B2 (enrdf_load_stackoverflow)
EP0840237B1 (en) Synchronization of data processor with external bus
JP2003258628A (ja) カウンタ回路
JPH1185304A (ja) クロック入力制御回路
US5999742A (en) Dual latch data transfer pacing logic using a timer to maintain a data transfer interval
JP2645462B2 (ja) データ処理システム
KR100263670B1 (ko) 직접 기억 장소 접근 컨트롤러
JPS5858667A (ja) メモリ共有方式
US5649177A (en) Control logic for very fast clock speeds
JPH0319001Y2 (enrdf_load_stackoverflow)
SU1486990A1 (ru) Система 'для числового программного управления группой станков
JPS5843023A (ja) タイミング制御方式
JPS59189435A (ja) デ−タ転送制御装置
JPH05120206A (ja) Ｄｍａコントローラ
KR100244682B1 (ko) 로봇의 다중모터제어시스템의 동기화장치
SU1238088A1 (ru) Устройство дл сопр жени электронно-вычислительной машины с абонентом
JPS59176863A (ja) タイマ同期化方式
JPH03263159A (ja) バス獲得要求生成方式
JPS61280194A (ja) 保持メモリ制御方式