JPS6116701Y2 - - Google Patents

Info

Publication number
JPS6116701Y2
JPS6116701Y2 JP1976038987U JP3898776U JPS6116701Y2 JP S6116701 Y2 JPS6116701 Y2 JP S6116701Y2 JP 1976038987 U JP1976038987 U JP 1976038987U JP 3898776 U JP3898776 U JP 3898776U JP S6116701 Y2 JPS6116701 Y2 JP S6116701Y2
Authority
JP
Japan
Prior art keywords
metal plate
continuous metal
resin
sealed
connecting arm
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1976038987U
Other languages
English (en)
Japanese (ja)
Other versions
JPS52130677U (sh
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1976038987U priority Critical patent/JPS6116701Y2/ja
Priority to DE2714145A priority patent/DE2714145C2/de
Priority to CA275,206A priority patent/CA1079868A/en
Publication of JPS52130677U publication Critical patent/JPS52130677U/ja
Priority to US06/011,639 priority patent/US4283838A/en
Priority to CA344,749A priority patent/CA1108773A/en
Application granted granted Critical
Publication of JPS6116701Y2 publication Critical patent/JPS6116701Y2/ja
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP1976038987U 1976-03-31 1976-03-31 Expired JPS6116701Y2 (sh)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP1976038987U JPS6116701Y2 (sh) 1976-03-31 1976-03-31
DE2714145A DE2714145C2 (de) 1976-03-31 1977-03-30 Gestanzte Metallträgerplatte für die Herstellung von kunststoffummantelten Halbleiterbauelementen
CA275,206A CA1079868A (en) 1976-03-31 1977-03-31 Plastic encapsulated semiconductor devices and method of making same
US06/011,639 US4283838A (en) 1976-03-31 1979-02-12 Method of making plastic encapsulated semiconductor devices
CA344,749A CA1108773A (en) 1976-03-31 1980-01-30 Plastic encapsulated semiconductor devices and method of making the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1976038987U JPS6116701Y2 (sh) 1976-03-31 1976-03-31

Publications (2)

Publication Number Publication Date
JPS52130677U JPS52130677U (sh) 1977-10-04
JPS6116701Y2 true JPS6116701Y2 (sh) 1986-05-22

Family

ID=28498161

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1976038987U Expired JPS6116701Y2 (sh) 1976-03-31 1976-03-31

Country Status (1)

Country Link
JP (1) JPS6116701Y2 (sh)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4988476A (sh) * 1972-12-26 1974-08-23

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4988476A (sh) * 1972-12-26 1974-08-23

Also Published As

Publication number Publication date
JPS52130677U (sh) 1977-10-04

Similar Documents

Publication Publication Date Title
JP4294161B2 (ja) スタックパッケージ及びその製造方法
JP4390317B2 (ja) 樹脂封止型半導体パッケージ
JP6857035B2 (ja) 半導体装置
JPH04280664A (ja) 半導体装置用リードフレーム
JP2023015224A (ja) 半導体装置
JP2695736B2 (ja) 樹脂封止型半導体装置及びその抵抗線を備えたリードフレームの製造方法
JPS6116701Y2 (sh)
US4912546A (en) Lead frame and method of fabricating a semiconductor device
JP7136767B2 (ja) 半導体装置および半導体装置の製造方法
JPS58218149A (ja) 樹脂封止ダイオ−ド用リ−ドフレ−ム
JPH04236434A (ja) 半導体装置
JP2580740B2 (ja) リードフレーム
JPH03129870A (ja) リードフレーム
US4283838A (en) Method of making plastic encapsulated semiconductor devices
JPH10284516A (ja) 半導体装置およびその製造方法
JPH0735403Y2 (ja) リードフレーム
JP4242213B2 (ja) 放熱板付きリードフレームの製造方法
JPH02205060A (ja) 半導体装置用リードフレーム
JPH0810207Y2 (ja) 樹脂封止形半導体装置
JP2859136B2 (ja) リードフレーム
JPS629735Y2 (sh)
JPH0513641A (ja) ヒートシンク付半導体リードフレーム材
JP6729245B2 (ja) リードフレーム
JPH0870087A (ja) リードフレーム
JPH0234457B2 (sh)