JPS61165156A - 記憶キ−制御方式 - Google Patents

記憶キ−制御方式

Info

Publication number
JPS61165156A
JPS61165156A JP59272451A JP27245184A JPS61165156A JP S61165156 A JPS61165156 A JP S61165156A JP 59272451 A JP59272451 A JP 59272451A JP 27245184 A JP27245184 A JP 27245184A JP S61165156 A JPS61165156 A JP S61165156A
Authority
JP
Japan
Prior art keywords
storage
address
storage key
segment
key
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59272451A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0236012B2 (cg-RX-API-DMAC7.html
Inventor
Kunio Nakabayashi
中林　邦夫
Takashi Chiba
隆 千葉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59272451A priority Critical patent/JPS61165156A/ja
Publication of JPS61165156A publication Critical patent/JPS61165156A/ja
Publication of JPH0236012B2 publication Critical patent/JPH0236012B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
  • Storage Device Security (AREA)
JP59272451A 1984-12-24 1984-12-24 記憶キ−制御方式 Granted JPS61165156A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59272451A JPS61165156A (ja) 1984-12-24 1984-12-24 記憶キ−制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59272451A JPS61165156A (ja) 1984-12-24 1984-12-24 記憶キ−制御方式

Publications (2)

Publication Number Publication Date
JPS61165156A true JPS61165156A (ja) 1986-07-25
JPH0236012B2 JPH0236012B2 (cg-RX-API-DMAC7.html) 1990-08-15

Family

ID=17514101

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59272451A Granted JPS61165156A (ja) 1984-12-24 1984-12-24 記憶キ−制御方式

Country Status (1)

Country Link
JP (1) JPS61165156A (cg-RX-API-DMAC7.html)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS583175A (ja) * 1981-06-30 1983-01-08 Fujitsu Ltd 仮想記憶制御装置

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS583175A (ja) * 1981-06-30 1983-01-08 Fujitsu Ltd 仮想記憶制御装置

Also Published As

Publication number Publication date
JPH0236012B2 (cg-RX-API-DMAC7.html) 1990-08-15

Similar Documents

Publication Publication Date Title
US4386402A (en) Computer with dual vat buffers for accessing a common memory shared by a cache and a processor interrupt stack
JPS61103258A (ja) 多重プロセッサ・システム
US4513369A (en) Information processing system
JPS6376034A (ja) 多重アドレス空間制御方式
US7069409B2 (en) System for addressing a data storage unit used in a computer
JPH04308953A (ja) 仮想アドレス計算機装置
JPH05197619A (ja) マルチｃｐｕ用メモリ制御回路
JPS61165156A (ja) 記憶キ−制御方式
EP0787326B1 (en) System and method for processing of memory data and communication system comprising such system
GB2221066A (en) Address translation for I/O controller
JPS6237754A (ja) 仮想拡張記憶方式
JPS63186347A (ja) 記憶装置
JPS59146344A (ja) 仮想スタツク先行制御方式
JPS6174040A (ja) アドレス拡張方法
JPH1055308A (ja) キャッシュメモリ
JPH01140342A (ja) 仮想計算機システム
JPH037980B2 (cg-RX-API-DMAC7.html)
JPH01108652A (ja) アドレス変換方式
JPS6297047A (ja) 入出力制御装置
JPH02226447A (ja) コンピユータ・システムおよびその記憶装置アクセス方法
JPH0313616B2 (cg-RX-API-DMAC7.html)
JPS63259746A (ja) バンクメモリ間のデ−タ転送方式
JPH0259840A (ja) 拡張記憶制御システム
JPH07219850A (ja) 主記憶キー格納方式
JPH06309237A (ja) 主記憶キー格納方式