JPS61161730A - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS61161730A
JPS61161730A JP60002732A JP273285A JPS61161730A JP S61161730 A JPS61161730 A JP S61161730A JP 60002732 A JP60002732 A JP 60002732A JP 273285 A JP273285 A JP 273285A JP S61161730 A JPS61161730 A JP S61161730A
Authority
JP
Japan
Prior art keywords
pellet
wire support
wire
support table
island
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP60002732A
Other languages
English (en)
Inventor
Hisao Yoshida
吉田　久雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP60002732A priority Critical patent/JPS61161730A/ja
Publication of JPS61161730A publication Critical patent/JPS61161730A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29144—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19107—Disposition of discrete passive components off-chip wires

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は半導体装置に関する。
〔従来の技術〕
従来、半導体装置を組立てる場合、第４図、第５図に示
すように、リード６を有するケース１のアイランド９の
略中央部にマウントされたペレット５のバットとケース
１上のステッチ２の間は、直接ワイヤ３で配線烙れてい
る。しかし、アイランド９の寸法に対し、ペレット５の
寸法が小さ過ぎるとワイヤ３が長くなるので、ワイヤ３
のたるみを生じ、不具合を生じやすくなる。
このため、新たにペレット５の寸法に合ったアイランド
９を持つケース１を設計・製造しなければならないとい
う欠点がある。
〔発明が解決しようとする問題点〕
本発明の目的は、前述の欠点を除去し、ワイヤのたるみ
事故のない半導体装置を提供することにある。
〔問題点を解決するための手段〕
本発明の半導体装置の構成は、アイランドの略中央部に
固定されるペレットとステッチとの間部に、パッドを持
つワイヤ支持台を設けたことを特徴とする。
〔実施例〕
次に本発明を図面を参照しながら詳細に説明する。
第１図は本発明の本実施例の半導体装置の正面図、第２
図は第１図のＡ−Ａ’に沿って切断して見た断面図、第
３図は第１図のワイヤー支持台を示す正面図である。
第１図において、まずケース１上のアイランド９の中央
部にマウントしようとするペレット５をマウントする前
に１第３図のような多数配列されたパット８をもつワイ
ヤ支持台４をマウントしよウトスるペレット５とステッ
チ２との中間部にマウントした後にペレット５をマウン
トする。
次にボンダにより、ステッチ２→ワイヤ支持台４→ペレ
ット５の順序か、またはペレット５→ワイヤ支持台４→
ステ、チ２の順序で、ワイヤ２をボンディングする。ワ
イヤー支持台４及びペレット５のマウント材はＡｕ−８
ｉを用いる。
このワイヤ支持台４の材質と厚さは、ペレット５と同じ
にする。第３図のワイヤ支持台４の形状は、ケース本体
１のアイランド形状に合せて正方形がよい。
〔発明の効果〕
以上の説明から明らかな様Ｋ、本発明によれば、従来の
方法に比べ、特に多品種少量生産時において、アイラン
ド寸法に合せた最少寸法以下のペレットでも、ワイヤ支
持台を取り付けることによって、ワイヤの間隔が短かく
なるため、ワイヤの強度を一定値以上に保たせることが
可能になり、ペレット寸法に合せたアイランド寸法をも
つケースを新たに設計・製造する必要がなくなる等の効
果が得られる。
【図面の簡単な説明】
第１図は本発明の実施例の半導体装置の正面図、第２図
は第１図のＡ−Ａ’線に沿って切断して見た断面図、第
３図は第１図に使用するワイヤ支持台の正面図、第４図
は従来の半導体装置の正面図、第５図は第４図のＢ−Ｂ
／線に沿って切断して見た断面図である。同図において
、 １・・・・・・ケース本体、２・・・・・・ステッチ、
３・・・・・ワイヤ、４・・・・・・ワイヤ支持台、５
”°°°°ベレット・　６・・・・・・リード、７，８
・・・・・・バット、９・・・・・・アイランド。

Claims (1)

    【特許請求の範囲】
  1. 　アイランドの略中央部に固定されるペレットとステッ
    チとの間部に、パッドを持つワイヤ支持台を設けたこと
    を特徴とする半導体装置。
JP60002732A 1985-01-11 1985-01-11 半導体装置 Pending JPS61161730A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60002732A JPS61161730A (ja) 1985-01-11 1985-01-11 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60002732A JPS61161730A (ja) 1985-01-11 1985-01-11 半導体装置

Publications (1)

Publication Number Publication Date
JPS61161730A true JPS61161730A (ja) 1986-07-22

Family

ID=11537491

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60002732A Pending JPS61161730A (ja) 1985-01-11 1985-01-11 半導体装置

Country Status (1)

Country Link
JP (1) JPS61161730A (ja)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03105935A (ja) * 1989-09-19 1991-05-02 Nec Kyushu Ltd 半導体装置用セラミックパッケージ
JPH04306849A (ja) * 1991-04-03 1992-10-29 Fuji Xerox Co Ltd 半導体装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03105935A (ja) * 1989-09-19 1991-05-02 Nec Kyushu Ltd 半導体装置用セラミックパッケージ
JPH04306849A (ja) * 1991-04-03 1992-10-29 Fuji Xerox Co Ltd 半導体装置

Similar Documents

Publication Publication Date Title
JPS61161730A (ja) 半導体装置
JPH09107062A (ja) 半導体装置およびその製造方法
US6762490B2 (en) Semiconductor device and method for producing the same
JPH0256942A (ja) 半導体装置
JPH05211192A (ja) 半導体装置のワイヤボンディング方法
JPH0287637A (ja) 半導体集積回路装置の製造方法
JPH10200036A (ja) 集積回路用超ファインピッチリードフレーム
KR940008340B1 (ko) 반도체 장치용 리이드 프레임
KR940016441A (ko) 반도체 패키지 및 그 제조방법
KR0147232B1 (ko) 반도체용 패키지
JPS62128550A (ja) 半導体装置用リ−ドフレ−ム
JPS642445Y2 (ja)
JP2757489B2 (ja) リードフレーム用ｃａｄによる組立チェック方法
JPS59101857A (ja) 半導体装置
JPH04106941A (ja) 樹脂封止型半導体装置
JPH04137640A (ja) 集積回路チップ，リードフレーム，並びにそれらからなる集積回路素子及びその製造方法
JPS63172149U (ja)
JPS5887837A (ja) 半導体装置
JPH0513658A (ja) 半導体装置用リードフレーム
JPH05243317A (ja) 半導体装置
JPH01173747A (ja) 樹脂封止形半導体装置
JPS6037253U (ja) 半導体装置
JPS6173344A (ja) 半導体装置
JPH04147661A (ja) 半導体集積回路装置のリードフレーム
JPH0449646A (ja) Ｉｃパッケージ