JPS6116106B2 - - Google Patents

Info

Publication number
JPS6116106B2
JPS6116106B2 JP56132888A JP13288881A JPS6116106B2 JP S6116106 B2 JPS6116106 B2 JP S6116106B2 JP 56132888 A JP56132888 A JP 56132888A JP 13288881 A JP13288881 A JP 13288881A JP S6116106 B2 JPS6116106 B2 JP S6116106B2
Authority
JP
Japan
Prior art keywords
data
received
buffer
ctl
communication control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56132888A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5833748A (ja
Inventor
Kenji Inoe
Koji Yamato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56132888A priority Critical patent/JPS5833748A/ja
Publication of JPS5833748A publication Critical patent/JPS5833748A/ja
Publication of JPS6116106B2 publication Critical patent/JPS6116106B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer And Data Communications (AREA)
  • Communication Control (AREA)
JP56132888A 1981-08-25 1981-08-25 割込み制御方式 Granted JPS5833748A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56132888A JPS5833748A (ja) 1981-08-25 1981-08-25 割込み制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56132888A JPS5833748A (ja) 1981-08-25 1981-08-25 割込み制御方式

Publications (2)

Publication Number Publication Date
JPS5833748A JPS5833748A (ja) 1983-02-28
JPS6116106B2 true JPS6116106B2 (enExample) 1986-04-28

Family

ID=15091892

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56132888A Granted JPS5833748A (ja) 1981-08-25 1981-08-25 割込み制御方式

Country Status (1)

Country Link
JP (1) JPS5833748A (enExample)

Also Published As

Publication number Publication date
JPS5833748A (ja) 1983-02-28

Similar Documents

Publication Publication Date Title
JPH05160842A (ja) 多重通信制御装置
US5228129A (en) Synchronous communication interface for reducing the effect of data processor latency
JPS6116106B2 (enExample)
JPS59191960A (ja) 通信システム
JPS62109441A (ja) デ−タ伝送方式
JP2757847B2 (ja) ベーシック手順における二重受信回避方式
JP3497179B2 (ja) データ処理システムのバス管理方式
JPH0354909B2 (enExample)
JPS63267039A (ja) ネツトワ−クシステム
JPH0470148A (ja) 電力線搬送通信制御装置
KR0141827B1 (ko) 팩시밀리의재송방법및장치
KR900004663B1 (ko) 데이터통신 인터페이스회로
JP2959860B2 (ja) 多重伝送方式
JPH02224446A (ja) 通信制御装置
JPH06291772A (ja) 多重伝送システムの動作状態遷移方法
JPH0264838A (ja) 通信制御装置
JPS62213452A (ja) 信号端末装置
JPH03117945A (ja) Ｈｄｌｃ手順を用いた通信装置
JPH0681153U (ja) データ通信処理装置
JPH01231454A (ja) トークンパッシング再送制御方式
JPH05260125A (ja) データ転送制御方式
JPH01117544A (ja) トークンパッシング再送制御方式
JPH04360342A (ja) ホスト計算機システムと通信処理装置のバッフア不足回避方式
JPS59195736A (ja) 通信制御装置
JPS6345935A (ja) ル−プ状ネツトワ−クの応答方法