JPS6113937U - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS6113937U
JPS6113937U JP9750584U JP9750584U JPS6113937U JP S6113937 U JPS6113937 U JP S6113937U JP 9750584 U JP9750584 U JP 9750584U JP 9750584 U JP9750584 U JP 9750584U JP S6113937 U JPS6113937 U JP S6113937U
Authority
JP
Japan
Prior art keywords
semiconductor equipment
semiconductor element
circuit component
semiconductor
view
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9750584U
Other languages
English (en)
Inventor
朗 佐藤
Original Assignee
日本電気株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本電気株式会社 filed Critical 日本電気株式会社
Priority to JP9750584U priority Critical patent/JPS6113937U/ja
Publication of JPS6113937U publication Critical patent/JPS6113937U/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/27011—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature
    • H01L2224/27013—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature for holding or confining the layer connector, e.g. solder flow barrier
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83009—Pre-treatment of the layer connector or the bonding area
    • H01L2224/83051—Forming additional members, e.g. dam structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83385—Shape, e.g. interlocking features

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Die Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【図面の簡単な説明】
第１図は、総合利得と接地インダクタンスとの関係を示
すグラフである。 第２図Ａは従来のマイクロ波素子の平面図、同図Ｂはそ
の断面図である。 第３図Ａは本考案の一実施例によるマイクロ波素子の平
面図、同図Ｂはその断面図である。 １，１１・・・・・・ワイヤー、２．１２・・・・・・
マイクロ波半導体素子、３，１３・・・・・一容器基板
、４．１４・・・・・・マイクロ波素子搭載用突起部、
５，１５・・・・・・薄膜基板、６，１６・・・・・・
内部リード、７，１７・・・・・・内部リード、１８・
・・・・・位置決め溝。

Claims (1)

    【実用新案登録請求の範囲】
  1. 半導体素子又は、半導体素子及び回路部品を搭載した半
    導体装置において、前記半導体素子又は、回路部品を搭
    載する面に位置決め用溝を設けたことを特徴とする半導
    体装置。
JP9750584U 1984-06-28 1984-06-28 半導体装置 Pending JPS6113937U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9750584U JPS6113937U (ja) 1984-06-28 1984-06-28 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9750584U JPS6113937U (ja) 1984-06-28 1984-06-28 半導体装置

Publications (1)

Publication Number Publication Date
JPS6113937U true JPS6113937U (ja) 1986-01-27

Family

ID=30657061

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9750584U Pending JPS6113937U (ja) 1984-06-28 1984-06-28 半導体装置

Country Status (1)

Country Link
JP (1) JPS6113937U (ja)

Similar Documents

Publication Publication Date Title
JPS6113937U (ja) 半導体装置
JPS6117751U (ja) テ−プキヤリア半導体装置
JPS5920632U (ja) 半導体装置
JPS587345U (ja) 半導体装置
JPS6052656U (ja) 回路基板
JPS614436U (ja) 半導体装置用パツケ−ジ
JPS5853175U (ja) 混成集積回路装置
JPS5929048U (ja) 半導体部品の放熱器取付構造
JPS5887355U (ja) 半導体装置
JPS593544U (ja) 半導体装置用パツケ−ジ
JPS587338U (ja) 半導体装置用グランドチツプ
JPS6094836U (ja) 半導体装置
JPS5996851U (ja) 半導体装置
JPS587336U (ja) 薄膜集積回路装置
JPS6142861U (ja) 半導体装置
JPS5812942U (ja) 薄膜集積回路装置
JPS6054331U (ja) 半導体装置の実装基板
JPS6094835U (ja) 半導体装置
JPS60190049U (ja) 半導体装置
JPS59151449U (ja) 半導体装置
JPS60116247U (ja) Ｍｍｉｃ取付け装置
JPS59119033U (ja) 絶縁型半導体装置
JPS5883147U (ja) 半導体装置
JPS59117143U (ja) 半導体装置
JPS6035542U (ja) 半導体装置