JPS6113649A - 混成集積回路 - Google Patents

混成集積回路

Info

Publication number
JPS6113649A
JPS6113649A JP59133725A JP13372584A JPS6113649A JP S6113649 A JPS6113649 A JP S6113649A JP 59133725 A JP59133725 A JP 59133725A JP 13372584 A JP13372584 A JP 13372584A JP S6113649 A JPS6113649 A JP S6113649A
Authority
JP
Japan
Prior art keywords
pellet
ceramic multilayer
integrated circuit
loaded
multilayer substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP59133725A
Other languages
English (en)
Inventor
Masahide Murakami
村上　正秀
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP59133725A priority Critical patent/JPS6113649A/ja
Publication of JPS6113649A publication Critical patent/JPS6113649A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5383—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15182—Fan-in arrangement of the internal vias

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 （技術分野） 本発明は混成集積回路に係９、特に回路パターンが形成
されたセラミック多層基板上に半導体ペレットが搭載さ
れ、前記回路パターンの導体部と半導体ペレットがワイ
ヤで接続される混成集積回路において、小形化を可能に
し、かつ信頼性を向上される技術を提供するものである
。
（従来技術） 従来、回路パターンが形成されたセラミック多層基板に
半導体ペレットが搭載され、前記パターンの導体部と半
導体ペレットをワイヤボンディング法で接続する場合、
前記セラミック多層基板上のペレットが搭載されるマウ
ントランドの回９に導体にてワイヤボンディング用のパ
ッドを形成する必要がある。この場合、前記ボンディン
グ用のパッドを前記半導体ペレットが搭載されるマウン
トランドのすぐ近くに形成するとワイヤが半導体ペレッ
トの工、ヂに夕、チするという問題がある。
その為、前記ボンディング用のパッドを前記半導体ペレ
ットのマウントランドよりある程度間隔を置いて形成す
る必要があり、半導体ペレットのマウントランドの回り
がデアトスペースとなって小形化する場合の欠点となっ
ている。また、前記ボンディング用パ、ドを前記半導体
ペレットのマウントランドよシある程度間隔を置いても
工、ヂタ、チの危険性もある。
（発明の目的） 本発明の目的は、上記欠点をなくすことによって小形化
を可能にし、かつ信頼性の高い混成集積回路を提供する
ことにある。
（発明の構成） 本発明の特徴は、グリーンシートを積み重ねて多層配線
を行ったセラミック多層基板を用いた混成集積回路おい
て、上記セラミック多層基板の最上に積み重ねるグリー
ンシートをペレ、）厚、！：ホぼ等しく、かつ半導体ペ
レットが搭載される場所を角形にくりぬいて形成するこ
とにある。
（発明の効果） 本発明によれば、半導体ペレットのボンディングバッド
とセラミック多層基板上のボンディングパッドの高さが
等しい為、前記セラミック基板上のボンディングパッド
を前記半導体ペレットのマウントランドのすぐ近くに形
成してもワイヤが半導体ペレットの工、ヂに夕、チする
ことがなく、小形化、信頼性の向上が計れる。
（実施例） 次に本発明の実施例について説明する。第１図は本実施
例の混成集積回路の部分平面図、第２図は第１図のＸ−
Ｙにおける断面図である。
先ず、図のように半導体ペレット１が搭載される部分が
角形にくシぬかれたセラミック多層基板２を形成する。
次に半導体ペレット１を搭載し、ワイヤボンディング法
でＡｕワイヤ３を使って、前記半導体ペレット１と前記
セラミック多層基板２上の回路パターン４との接続を計
る。その後、ペレット上に樹脂コーティングを行い、他
の部品を搭載して混成集積回路を製造する。
（発明のまとめ） 以上のように製造することによりて小形化が可能となシ
、信頼性が向上することができる０
【図面の簡単な説明】
第１図は本発明の一実施例を示す部分平面図で、第２図
はそのＸ−Ｙにおける断面図である。 １・・・・・・半導体ペレット、２・・・・・・セラミ
ック多層基板、３・・・・・・Ａｕワイヤ、４・・・・
・・回路パターン、５・・・・・・接着剤。 第１図 第２図

Claims (1)

    【特許請求の範囲】
  1. 　グリーンシートを積み重ねて多層配線を行ったセラミ
    ック多層基板を用いた混成集積回路において、前記セラ
    ミック多層基板の最上に積み重ねるグリーンシートをペ
    レット厚とほぼ等しくし、かつ半導体ペレットが搭載さ
    れる場所を角形にくりぬいて形成することを特徴とする
    混成集積回路。
JP59133725A 1984-06-28 1984-06-28 混成集積回路 Pending JPS6113649A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59133725A JPS6113649A (ja) 1984-06-28 1984-06-28 混成集積回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59133725A JPS6113649A (ja) 1984-06-28 1984-06-28 混成集積回路

Publications (1)

Publication Number Publication Date
JPS6113649A true JPS6113649A (ja) 1986-01-21

Family

ID=15111446

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59133725A Pending JPS6113649A (ja) 1984-06-28 1984-06-28 混成集積回路

Country Status (1)

Country Link
JP (1) JPS6113649A (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01302901A (ja) * 1988-05-31 1989-12-06 Japan Radio Co Ltd 多周波同時増幅器における歪補償回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01302901A (ja) * 1988-05-31 1989-12-06 Japan Radio Co Ltd 多周波同時増幅器における歪補償回路

Similar Documents

Publication Publication Date Title
US8368233B2 (en) Semiconductor device with improved resin configuration
US6504104B2 (en) Flexible wiring for the transformation of a substrate with edge contacts into a ball grid array
US6476505B2 (en) Semiconductor device having pads, the intervals of which are adjusted and arranged in semiconductor chip corners
US9230919B2 (en) Rigid wave pattern design on chip carrier substrate and printed circuit board for semiconductor and electronic sub-system packaging
US6736306B2 (en) Semiconductor chip package comprising enhanced pads
JPH0236285Y2 (ja)
JPH1168026A (ja) 配線用補助パッケージおよび印刷回路配線板構造
US6791166B1 (en) Stackable lead frame package using exposed internal lead traces
US8116088B2 (en) Semiconductor package and method of forming the same, and printed circuit board
JP3370498B2 (ja) 半導体装置用基板
JP3656861B2 (ja) 半導体集積回路装置及び半導体集積回路装置の製造方法
JPH0437585B2 (ja)
JPS6113649A (ja) 混成集積回路
US20040125574A1 (en) Multi-chip semiconductor package and method for manufacturing the same
KR0182506B1 (ko) 동시에 절단된 반도체 칩을 이용한 고밀도 실장형 패키지 및 그 제조 방법
US5973397A (en) Semiconductor device and fabrication method which advantageously combine wire bonding and tab techniques to increase integrated circuit I/O pad density
JPH07297348A (ja) 半導体装置およびその製造に用いるリードフレームならびに半導体装置の製造方法
JP2000299433A (ja) 積層型パッケージフレーム
KR100256306B1 (ko) 적층형 멀티 칩 모듈
JPH03104246A (ja) 半導体装置
JPH05211380A (ja) 電子部品の実装構造
JPS5874059A (ja) 配線基板
JPS62291128A (ja) 混成集積回路装置
JPS593941A (ja) 混成集積回路
JPS63155754A (ja) 配線基板