JPS61131612A - クロツクパルス作成回路 - Google Patents
クロツクパルス作成回路Info
- Publication number
- JPS61131612A JPS61131612A JP59253565A JP25356584A JPS61131612A JP S61131612 A JPS61131612 A JP S61131612A JP 59253565 A JP59253565 A JP 59253565A JP 25356584 A JP25356584 A JP 25356584A JP S61131612 A JPS61131612 A JP S61131612A
- Authority
- JP
- Japan
- Prior art keywords
- clock pulse
- period
- circuit
- clock
- delay
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Pulse Circuits (AREA)
- Manipulation Of Pulses (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59253565A JPS61131612A (ja) | 1984-11-29 | 1984-11-29 | クロツクパルス作成回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59253565A JPS61131612A (ja) | 1984-11-29 | 1984-11-29 | クロツクパルス作成回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61131612A true JPS61131612A (ja) | 1986-06-19 |
| JPH0578968B2 JPH0578968B2 (enExample) | 1993-10-29 |
Family
ID=17253135
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59253565A Granted JPS61131612A (ja) | 1984-11-29 | 1984-11-29 | クロツクパルス作成回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61131612A (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62177127U (enExample) * | 1986-04-28 | 1987-11-10 | ||
| US6463667B1 (en) | 1999-09-20 | 2002-10-15 | Orio Precision Co., Ltd | Machine tool precision-measuring apparatus |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5115930A (enExample) * | 1974-07-09 | 1976-02-07 | Gen Corp | |
| JPS5130746A (enExample) * | 1974-09-07 | 1976-03-16 | Nippon Koresu Kk | |
| JPS5756037U (enExample) * | 1980-09-19 | 1982-04-01 | ||
| JPS58120316A (ja) * | 1982-01-04 | 1983-07-18 | ソニー・テクトロニクス株式会社 | サンプリング・パルス発生装置 |
-
1984
- 1984-11-29 JP JP59253565A patent/JPS61131612A/ja active Granted
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5115930A (enExample) * | 1974-07-09 | 1976-02-07 | Gen Corp | |
| JPS5130746A (enExample) * | 1974-09-07 | 1976-03-16 | Nippon Koresu Kk | |
| JPS5756037U (enExample) * | 1980-09-19 | 1982-04-01 | ||
| JPS58120316A (ja) * | 1982-01-04 | 1983-07-18 | ソニー・テクトロニクス株式会社 | サンプリング・パルス発生装置 |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62177127U (enExample) * | 1986-04-28 | 1987-11-10 | ||
| US6463667B1 (en) | 1999-09-20 | 2002-10-15 | Orio Precision Co., Ltd | Machine tool precision-measuring apparatus |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0578968B2 (enExample) | 1993-10-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5268656A (en) | Programmable clock skew adjustment circuit | |
| US4290022A (en) | Digitally programmable phase shifter | |
| US5365119A (en) | Circuit arrangement | |
| US4339722A (en) | Digital frequency multiplier | |
| KR100218125B1 (ko) | 타이밍 신호 발생 회로 | |
| US6661261B2 (en) | Programmable divider with built-in programmable delay chain for high-speed/low power application | |
| JPS6243568B2 (enExample) | ||
| JPH0439690B2 (enExample) | ||
| US5230013A (en) | PLL-based precision phase shifting at CMOS levels | |
| KR100313255B1 (ko) | 디지털주파수체배기용조합지연회로 | |
| US4555793A (en) | Averaging non-integer frequency division apparatus | |
| US6798266B1 (en) | Universal clock generator using delay lock loop | |
| US6271702B1 (en) | Clock circuit for generating a delay | |
| JP2000124795A (ja) | デジタルdll回路 | |
| JPS63151217A (ja) | 歯抜け分周回路 | |
| JPS61131612A (ja) | クロツクパルス作成回路 | |
| US6567494B2 (en) | Method for dividing the frequency of a clock signal and frequency divider circuit for implementing the method | |
| GB2052815A (en) | Digital frequency multiplier | |
| JPS63203005A (ja) | タイミング信号発生装置 | |
| KR100286695B1 (ko) | 피엘엘 기준클럭 인가장치 | |
| JP3049582B2 (ja) | パターン発生回路 | |
| JPH04207520A (ja) | 非同期クロックパルスの同期化方式 | |
| JPH05175833A (ja) | 位相可変分周回路 | |
| JP2841360B2 (ja) | タイミング・ジエネレータ | |
| JPH0786889A (ja) | パルス信号発生回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |