JPS6111867A - インタフエ−ス制御における異常処理方式 - Google Patents

インタフエ−ス制御における異常処理方式

Info

Publication number
JPS6111867A
JPS6111867A JP59132409A JP13240984A JPS6111867A JP S6111867 A JPS6111867 A JP S6111867A JP 59132409 A JP59132409 A JP 59132409A JP 13240984 A JP13240984 A JP 13240984A JP S6111867 A JPS6111867 A JP S6111867A
Authority
JP
Japan
Prior art keywords
processing
error
channel
data
control device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59132409A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0319574B2 (enExample
Inventor
Minoru Koyama
実 小山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Fuji Facom Corp
Original Assignee
Fuji Electric Co Ltd
Fuji Facom Corp
Fuji Electric Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd, Fuji Facom Corp, Fuji Electric Manufacturing Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP59132409A priority Critical patent/JPS6111867A/ja
Publication of JPS6111867A publication Critical patent/JPS6111867A/ja
Publication of JPH0319574B2 publication Critical patent/JPH0319574B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)
JP59132409A 1984-06-27 1984-06-27 インタフエ−ス制御における異常処理方式 Granted JPS6111867A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59132409A JPS6111867A (ja) 1984-06-27 1984-06-27 インタフエ−ス制御における異常処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59132409A JPS6111867A (ja) 1984-06-27 1984-06-27 インタフエ−ス制御における異常処理方式

Publications (2)

Publication Number Publication Date
JPS6111867A true JPS6111867A (ja) 1986-01-20
JPH0319574B2 JPH0319574B2 (enExample) 1991-03-15

Family

ID=15080709

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59132409A Granted JPS6111867A (ja) 1984-06-27 1984-06-27 インタフエ−ス制御における異常処理方式

Country Status (1)

Country Link
JP (1) JPS6111867A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1992006431A1 (fr) * 1990-09-28 1992-04-16 Fujitsu Limited Procede de commande de messages pour systeme de communication de donnees
JP2512849B2 (ja) * 1990-09-28 1996-07-03 富士通株式会社 デ―タ通信システムのメッセ―ジ制御方式

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1992006431A1 (fr) * 1990-09-28 1992-04-16 Fujitsu Limited Procede de commande de messages pour systeme de communication de donnees
US5410650A (en) * 1990-09-28 1995-04-25 Fujitsu Limited Message control system for data communication system
JP2512849B2 (ja) * 1990-09-28 1996-07-03 富士通株式会社 デ―タ通信システムのメッセ―ジ制御方式

Also Published As

Publication number Publication date
JPH0319574B2 (enExample) 1991-03-15

Similar Documents

Publication Publication Date Title
US5805791A (en) Method and system for detection of and graceful recovery from a peripheral device fault
JP2005078596A (ja) データ転送装置の制御方法、データ転送装置、チャネル制御装置、及び記憶デバイス制御装置
JPH07141176A (ja) コマンドリトライ制御方式
US5964890A (en) System call issue method and debug system
JPS6111867A (ja) インタフエ−ス制御における異常処理方式
US20060123160A1 (en) Interrupt notification block
US20060265523A1 (en) Data transfer circuit and data transfer method
EP2096550A1 (en) Information processing apparatus and control method thereof
EP3428799B1 (en) Data access device and access error notification method
JPS6158054A (ja) プログラムの暴走検出方式
EP0655686B1 (en) Retry control method and device for control processor
JP2825589B2 (ja) バス制御方式
JPH01125633A (ja) マルチプロセッサシステムのデバッグ法
JPS58192152A (ja) プロセスの終了監視方式
JPS598038A (ja) デ−タ入出力処理装置
US20060031604A1 (en) DMA transfer apparatus and method of controlling data transfer
JP3029445B2 (ja) 起動受付装置及び方法
JP2504515B2 (ja) テスト・チャネル命令の実行制御方式
JPH02234255A (ja) 入出力制御方式
JPH0560622B2 (enExample)
JPS5914031A (ja) 入出力制御方法
JP2562474B2 (ja) マルチｃｐｕシステムのアダプタ及びその制御方法
JPH06266630A (ja) トレース機能付き入出力制御装置
JPH0149975B2 (enExample)
JPH01197861A (ja) システムリセット方式