JPS6111658Y2 - - Google Patents
Info
- Publication number
- JPS6111658Y2 JPS6111658Y2 JP13504679U JP13504679U JPS6111658Y2 JP S6111658 Y2 JPS6111658 Y2 JP S6111658Y2 JP 13504679 U JP13504679 U JP 13504679U JP 13504679 U JP13504679 U JP 13504679U JP S6111658 Y2 JPS6111658 Y2 JP S6111658Y2
- Authority
- JP
- Japan
- Prior art keywords
- terminal
- test
- output
- input
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000012360 testing method Methods 0.000 claims description 91
- 238000007689 inspection Methods 0.000 claims description 7
- 230000005856 abnormality Effects 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 8
- 238000000926 separation method Methods 0.000 description 5
- 230000002159 abnormal effect Effects 0.000 description 3
- 238000003745 diagnosis Methods 0.000 description 3
- 238000000034 method Methods 0.000 description 2
- 101100481702 Arabidopsis thaliana TMK1 gene Proteins 0.000 description 1
- 101100481704 Arabidopsis thaliana TMK3 gene Proteins 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000007429 general method Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000010998 test method Methods 0.000 description 1
Landscapes
- Tests Of Electronic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13504679U JPS6111658Y2 (es) | 1979-09-29 | 1979-09-29 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13504679U JPS6111658Y2 (es) | 1979-09-29 | 1979-09-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5652280U JPS5652280U (es) | 1981-05-08 |
JPS6111658Y2 true JPS6111658Y2 (es) | 1986-04-12 |
Family
ID=29366599
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13504679U Expired JPS6111658Y2 (es) | 1979-09-29 | 1979-09-29 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6111658Y2 (es) |
-
1979
- 1979-09-29 JP JP13504679U patent/JPS6111658Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS5652280U (es) | 1981-05-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0087212B1 (en) | Method of and apparatus for the automatic diagnosis of the failure of electrical devices connected to common bus nodes and the like | |
US5331274A (en) | Method and apparatus for testing edge connector inputs and outputs for circuit boards employing boundary scan | |
US5487074A (en) | Boundary scan testing using clocked signal | |
JPH02171668A (ja) | 電子素子のテスト方法 | |
US7406641B2 (en) | Selective control of test-access ports in integrated circuits | |
US4183459A (en) | Tester for microprocessor-based systems | |
JPS6326585A (ja) | Vlsi集積回路の検査回路と検査方法 | |
JP2680259B2 (ja) | 自動開放検出方法 | |
US3740645A (en) | Circuit testing by comparison with a standard circuit | |
JPS6111658Y2 (es) | ||
US20090140746A1 (en) | Testing circuit board | |
US11073558B2 (en) | Circuit having multiple scan modes for testing | |
JPH08507610A (ja) | プリング抵抗を備える接続部をテストする装置 | |
JP3868920B2 (ja) | Fpga搭載ボードのテスト方法とテスト装置 | |
JP2000147069A (ja) | 半導体集積回路及びその試験方法 | |
US5999013A (en) | Method and apparatus for testing variable voltage and variable impedance drivers | |
JP2000206166A (ja) | Ecu機能検査装置の評価システム | |
KR100490495B1 (ko) | 반도체 장치 및 반도체 장치의 테스트 방법 | |
KR100445795B1 (ko) | 반도체 칩 테스트 장치 | |
JPH0213984Y2 (es) | ||
JPS61117473A (ja) | プリント配線板の検査方法とその検査装置 | |
JPH0226748B2 (es) | ||
JP2001327188A (ja) | モータ制御システムの自己診断方法 | |
JPS6088371A (ja) | 論理回路 | |
JPS60142281A (ja) | テスト用シフトパスの診断装置 |