JPS61110454A - 混成集積回路装置 - Google Patents

混成集積回路装置

Info

Publication number
JPS61110454A
JPS61110454A JP59231918A JP23191884A JPS61110454A JP S61110454 A JPS61110454 A JP S61110454A JP 59231918 A JP59231918 A JP 59231918A JP 23191884 A JP23191884 A JP 23191884A JP S61110454 A JPS61110454 A JP S61110454A
Authority
JP
Japan
Prior art keywords
island
lead
semiconductor element
hybrid integrated
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP59231918A
Other languages
English (en)
Inventor
Toshio Komiyama
込山　利男
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP59231918A priority Critical patent/JPS61110454A/ja
Publication of JPS61110454A publication Critical patent/JPS61110454A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 〔技術分野〕 本発明はリード・フレームを用いれ混成集積回路装置に
関するものである。
〔従来技術〕
従来のこの種の混成集積回路装置は第２図に示す工うに
金属製リードフレーム１のアイランド部２に回路基板又
は半導体素子５ｔ−接着し、必要に応じ金ｊＩｉ細ａｎ
用いて外部引出端子３に接続を行い外装樹脂７にエリ封
止している。しかしながらこの様な構造では混成集積回
路装置の規模が大きくなればなるほどリードフレーム１
と回路基板又は半導体素子５との接層ズレ又は金属細線
６の配線ミスが発生し、品質が不安定となる。
〔発明の目的〕
本発明は従来技術の問題点をなくし品質の同上、及び大
規模な混成集積回路提供全目的とし友ものである。
〔発明の構成及び実施例〕
本発明は金属製リード・フレームのアイランド引出部、
又は外部引出端子に丸穴、角穴等の欠損部を設は九〇と
ｔ″特徴する混成集積回路装置に関するものである。
本発明を図面に基づき詳細に説明する。第１図は本発明
の一実施例を示す平面図である。金属製リードフレーム
１のアイランド引出部４又は外部引出端子３に丸穴、角
穴等の欠損部８．８’　ｆｆｉ設けたものである。さら
にアイランド部２に回路基板又は半導体素子５接層し、
必要に応じ金属細線６ｔ−用いて外部端子３に接読ｔし
外装樹脂７全用いて封止する６本構造（アイランド引出
部又は外部端子に丸穴、角穴等の欠損部を設は友）ヲ取
ることにエフ回路基板又は半導体素子の接層及び金属細
線の配線のとき、例えはマウンター及びワイヤーボンダ
ー等のｇ識装置にて位置補正をすることができる几め、
回路基板又は半導体素子のズレ及び金属細線の配森ミス
、さらに樹脂封止したときによる接層又は配線ズレによ
る機械的ストレスを軽減し品質の安定し友人規模で高品
質の混成集積回路の提供を可能とするものである。
【図面の簡単な説明】
第１図は本発明に：る一実施例を示す平面図である。第
２図に従来の混成集積回路装置の平面図である。 １・・・・・・金属製リードフレーム、２・・・・・・
アイランド、３・・・・・外部引出端子、４・・・・・
・アイランド引出部、５・・・・・・回路基板又は半導
体素子、６・・・・・・金属細線、７・・・・・・外装
樹脂、８．８′・・・・・・欠損部。 第１図 ど　　２７ 袈２図

Claims (1)

    【特許請求の範囲】
  1. 　金属製リードフレームのアイランド引出部又は外部引
    出端子に丸穴、角穴等の欠損部を設けたことを特徴とす
    る混成集積回路装置。
JP59231918A 1984-11-02 1984-11-02 混成集積回路装置 Pending JPS61110454A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59231918A JPS61110454A (ja) 1984-11-02 1984-11-02 混成集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59231918A JPS61110454A (ja) 1984-11-02 1984-11-02 混成集積回路装置

Publications (1)

Publication Number Publication Date
JPS61110454A true JPS61110454A (ja) 1986-05-28

Family

ID=16931097

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59231918A Pending JPS61110454A (ja) 1984-11-02 1984-11-02 混成集積回路装置

Country Status (1)

Country Link
JP (1) JPS61110454A (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0617464A2 (en) * 1993-03-22 1994-09-28 Motorola, Inc. Semiconductor device having X-shaped die support member and method for making the same

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0617464A2 (en) * 1993-03-22 1994-09-28 Motorola, Inc. Semiconductor device having X-shaped die support member and method for making the same
EP0617464B1 (en) * 1993-03-22 2002-05-22 Motorola, Inc. Semiconductor device having X-shaped die support member and method for making the same

Similar Documents

Publication Publication Date Title
US4974057A (en) Semiconductor device package with circuit board and resin
US5440452A (en) Surface mount components and semifinished products thereof
JPH06275677A (ja) 半導体装置用パッケージおよび半導体装置
JPH01183837A (ja) 半導体装置
JPH01303730A (ja) 半導体素子の実装構造とその製造方法
JP3656861B2 (ja) 半導体集積回路装置及び半導体集積回路装置の製造方法
JPS61110454A (ja) 混成集積回路装置
JPH0582713A (ja) マルチチツプモジユール及びその製造方法
JPH0365662B2 (ja)
JPH0517709B2 (ja)
JPH0786340A (ja) 半導体素子の接続方法
JP2652222B2 (ja) 電子部品搭載用基板
JP2503029B2 (ja) 薄型構造の半導体装置の製造方法
JPH09199631A (ja) 半導体装置の構造と製造方法
JPH0766330A (ja) 半導体素子実装コネクタ
JP3398556B2 (ja) 半導体装置の製造方法
JPS60200559A (ja) メモリモジュール
JP2917932B2 (ja) 半導体パッケージ
JP2992408B2 (ja) Ｉｃパッケージとその実装構造
JP2000012770A (ja) 半導体装置およびその製造方法
JPS6113650A (ja) 混成集積回路装置
KR20050003762A (ko) 적층 패키지 및 그 제조 방법
JPH0590335A (ja) 半導体装置
JPH06232199A (ja) フリップチップｉｃの実装構造
JP2000332143A (ja) 半導体装置