JPS61110253A - 同期化回路 - Google Patents

同期化回路

Info

Publication number
JPS61110253A
JPS61110253A JP23257784A JP23257784A JPS61110253A JP S61110253 A JPS61110253 A JP S61110253A JP 23257784 A JP23257784 A JP 23257784A JP 23257784 A JP23257784 A JP 23257784A JP S61110253 A JPS61110253 A JP S61110253A
Authority
JP
Japan
Prior art keywords
synchronization
signal
flip
flop
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP23257784A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0438016B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Hiroshi Adachi
宏 足立
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Fuji Facom Corp
Original Assignee
Fuji Electric Co Ltd
Fuji Facom Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd, Fuji Facom Corp filed Critical Fuji Electric Co Ltd
Priority to JP23257784A priority Critical patent/JPS61110253A/ja
Publication of JPS61110253A publication Critical patent/JPS61110253A/ja
Publication of JPH0438016B2 publication Critical patent/JPH0438016B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G06F13/4226—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with asynchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
JP23257784A 1984-11-05 1984-11-05 同期化回路 Granted JPS61110253A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23257784A JPS61110253A (ja) 1984-11-05 1984-11-05 同期化回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23257784A JPS61110253A (ja) 1984-11-05 1984-11-05 同期化回路

Publications (2)

Publication Number Publication Date
JPS61110253A true JPS61110253A (ja) 1986-05-28
JPH0438016B2 JPH0438016B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1992-06-23

Family

ID=16941528

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23257784A Granted JPS61110253A (ja) 1984-11-05 1984-11-05 同期化回路

Country Status (1)

Country Link
JP (1) JPS61110253A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04230563A (ja) * 1990-09-28 1992-08-19 Internatl Business Mach Corp <Ibm> データ処理システム

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04230563A (ja) * 1990-09-28 1992-08-19 Internatl Business Mach Corp <Ibm> データ処理システム

Also Published As

Publication number Publication date
JPH0438016B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1992-06-23

Similar Documents

Publication Publication Date Title
JPH0220173B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
KR890005745A (ko) 내-준안전성 플립-플롭 및 준안정 상태발생 가능성을 감소시키기 위한 방법
US4317053A (en) High speed synchronization circuit
JPS62245814A (ja) パルス回路
JP2000261296A (ja) 非同期パルス信号を同期パルス信号に変換する同期素子
JPH03127526A (ja) 同期化装置
JPS61110253A (ja) 同期化回路
KR100291126B1 (ko) 복수개의서브-회로및클럭신호재생회로를구비하는회로장치
US4741005A (en) Counter circuit having flip-flops for synchronizing carry signals between stages
US6150861A (en) Flip-flop
US6031396A (en) Circuit for synchronizing asynchronous inputs using dual edge logic design
JP2801595B2 (ja) 並一直変換装置
US6154046A (en) Preconditioning input signals of logic gates for glitch-free output signal
JPH0282812A (ja) クロック切換方式
JPH02203611A (ja) フリップフロップ回路
KR0125588Y1 (ko) 카운터의 캐리 출력에 대한 글리치 방지 회로
JPH0336812A (ja) 同期回路
JPS59207724A (ja) 入力回路
JPS59191927A (ja) 同期回路
JP2543108B2 (ja) 同期パルス発生装置
JPS5943780B2 (ja) デ−タトランスフア信号発生回路
JPS609217A (ja) 非同期信号の同期化回路
JPS6022542B2 (ja) 同期化回路
JPH06120812A (ja) 半導体集積回路
JPS61179613A (ja) 遅延ステ−ジ回路