JPS61107294A - 情報処理装置 - Google Patents

情報処理装置

Info

Publication number
JPS61107294A
JPS61107294A JP59228601A JP22860184A JPS61107294A JP S61107294 A JPS61107294 A JP S61107294A JP 59228601 A JP59228601 A JP 59228601A JP 22860184 A JP22860184 A JP 22860184A JP S61107294 A JPS61107294 A JP S61107294A
Authority
JP
Japan
Prior art keywords
display
unit
collision
central processing
processing unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59228601A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0453319B2 (enExample
Inventor
築添　弘一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP59228601A priority Critical patent/JPS61107294A/ja
Publication of JPS61107294A publication Critical patent/JPS61107294A/ja
Publication of JPH0453319B2 publication Critical patent/JPH0453319B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Digital Computer Display Output (AREA)
  • Image Generation (AREA)
  • Controls And Circuits For Display Device (AREA)
JP59228601A 1984-10-30 1984-10-30 情報処理装置 Granted JPS61107294A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59228601A JPS61107294A (ja) 1984-10-30 1984-10-30 情報処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59228601A JPS61107294A (ja) 1984-10-30 1984-10-30 情報処理装置

Publications (2)

Publication Number Publication Date
JPS61107294A true JPS61107294A (ja) 1986-05-26
JPH0453319B2 JPH0453319B2 (enExample) 1992-08-26

Family

ID=16878907

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59228601A Granted JPS61107294A (ja) 1984-10-30 1984-10-30 情報処理装置

Country Status (1)

Country Link
JP (1) JPS61107294A (enExample)

Also Published As

Publication number Publication date
JPH0453319B2 (enExample) 1992-08-26

Similar Documents

Publication Publication Date Title
US5142673A (en) Bus monitor with dual port memory for storing selectable trigger patterns
US4631665A (en) Microprocessor having a programmable logic array
JPS6044702B2 (ja) 半導体装置
JPH0453319B2 (enExample)
KR960006881B1 (ko) 좌표지정을 이용한 비디오 램 인터페이스 제어회로
JPS5835592A (ja) 表示画面分割装置
US6873332B2 (en) Microcomputer having OSD circuit, and bus control device and method
JP3397964B2 (ja) メモリ装置
JP3284949B2 (ja) 記憶装置へのバストレース格納装置と方法および記録媒体
JP2922519B2 (ja) ビデオ合成装置
JPS5922318B2 (ja) 多重制御記憶装置
JPS62151983A (ja) 情報処理装置
JPS62151984A (ja) 情報処理装置
JPS62151982A (ja) 情報処理装置
JP3101499B2 (ja) 文字表示装置
JP2587415B2 (ja) メモリバンクの選択が可変なデ−タ処理システム
JPS58199498A (ja) メモリシステム
JPS62293452A (ja) メモリｉｃ診断回路
JPH03188545A (ja) 画像メモリ制御装置
JPH0381880A (ja) ピクセル・マスク発生方法とグラフィックスプロセッサ
JPS6129956A (ja) メモリ制御装置
JPH06215560A (ja) ビデオ表示用メモリ集積回路
JPS58150992A (ja) デイスプレイ・システムにおけるメモリ・チエツク方式
JPS6237748A (ja) フア−ムウエアによるトリガ信号発生方式
JPS61193190A (ja) 表示制御装置